From patchwork Thu Feb 22 19:40:11 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yang Xiwen via B4 Relay X-Patchwork-Id: 205037 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:a81b:b0:108:e6aa:91d0 with SMTP id bq27csp187665dyb; Thu, 22 Feb 2024 12:17:56 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCU0Ni0+jDT3yYUpknEMuyFaO422nz74An41obsKpl5IO/R73US2x3J7q9Gij132XgZYv6KYT7H1NKvTw4OCgNUaPBgkNA== X-Google-Smtp-Source: AGHT+IE78qDr2uwouGHyn/6d9S//Q/2WJ2wb0k5AbWHlP4vCmqQJduwBa+/uMtCdlhCUgXWDBwp1 X-Received: by 2002:a05:6a00:3d0c:b0:6e4:868f:fe84 with SMTP id lo12-20020a056a003d0c00b006e4868ffe84mr9567234pfb.17.1708633076616; Thu, 22 Feb 2024 12:17:56 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708633076; cv=pass; d=google.com; s=arc-20160816; b=VVcrLZlAZk5Wx4K8RV9NSlfytEEW6NbrGnZpNCEUeoOypcGA3k7gCyQyvNW2ZdpxV4 +HxWUNi9IoXsRgA6QxGR2RaZcGEXoxXGMThPS3EcqcV0Hdl4d9fmgGRPTP2Th8nQsXYx +PMWVWOr/tbjS6+FupF1u4wskmShzVmWwHYP7S1huoDuh6f64Hcham4QCcKdfVPyctaL ae+HdTsCiD1dTRnfXPlujFLFJ83KyMGkvXztUQqszaNNlRHmxpm37m4NmxOTEq1ijG5c CmnORuNQgXXL9K7SZgbcJvLMY6HveScLdhM1bjplyW5NTIKfjFbHSvLgeHolRtCYKPjE oIvg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=reply-to:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:subject:date:from:dkim-signature; bh=o36Hz8mKBu+beGD3/lPDRC7Wt9DGE5q8XqA6b+rM6nM=; fh=61jQp11ptjJt97TUxWe8+hyuLMCiql6kVojnsyhWm9A=; b=a6xsHN0rsyhL4jGpK0BQqilquWLOD0zfQm4kAnz3V++Jxt+EdKq0HiBkH0BURm8l+G RM59wrb3ELKb409hg4wAagr23fm2t+b1MRf5eXhAQJ/VL9dx/12tPjj6FFPLyXKFNziS 517RTiWXKTKG9nvcp3Bxee/4zbt8CLoudLZ5cdD/KSjH8qjm3MXoUSRBwz1B86jE8iPk zcn9bs9HtKKtFtPUTmRvvvc7UnhQg92wBzcs2W+ON90hL1Ak6klAYJs1xCcjXDA8uB3m XZxjyi/fmcaCKuma5WB0qRDvn0yQVx+nqCKFzdV8xePpUlqdTSOdvYtxTCe59juoWw+g O/Iw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=g5nu4Iek; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-77272-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-77272-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [2604:1380:40f1:3f00::1]) by mx.google.com with ESMTPS id p41-20020a056a000a2900b006e215fc036asi10749119pfh.218.2024.02.22.12.17.56 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 22 Feb 2024 12:17:56 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-77272-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=g5nu4Iek; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-77272-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-77272-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 604B2B2C996 for ; Thu, 22 Feb 2024 19:41:52 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 5CE3673F01; Thu, 22 Feb 2024 19:40:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="g5nu4Iek" Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0CB4354902; Thu, 22 Feb 2024 19:40:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708630837; cv=none; b=Zd7SxnmcuQHe23eR7/Cr2t1hOW1l/0Vidx3Gnj2+kDuyxeA7vXmwYSbv4LfbnrvVGqcf50G3xK6zTX3kfeTMUzp6Dj3dncXfvTJJuB83YXSIfYcJW6y0P0pTiM78XLitwo09Snkru1CT1/GeH/9zSZG/7XXYhkeupFnr21wsoNs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708630837; c=relaxed/simple; bh=AH78cCTr7dhEVWFYAwhWrhR8lqe7nzIAxBDvIRMgfUg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=MREQLbNBqPEmTjNQEBhGqJsG+eeGE/04LgjhCChRg7y7LsdTbP93W+DGiWO+e17DOC1UBffih9XPQIb7Cg2UI0uryOG72jEmvycJ91gBC92VZJo9QJJyQWrooo2o41OD/tPqMMBAHZQeCSO2hs7CQORQNi9o08e7bwV3jCCuEJ4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=g5nu4Iek; arc=none smtp.client-ip=10.30.226.201 Received: by smtp.kernel.org (Postfix) with ESMTPS id 9B229C433F1; Thu, 22 Feb 2024 19:40:36 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1708630836; bh=AH78cCTr7dhEVWFYAwhWrhR8lqe7nzIAxBDvIRMgfUg=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=g5nu4IekCQG+A8Yt/S4nShiR18VzfnpJ5nYiE3ddQtu22+I/ztm8qHBjRrZ9LBcVo 09R7tzUlnjnTCjofN6rP60MjXWb8JXN7K9cDeMPZehkCDYDoFRG2TRelqbURvqa7Fo Eq+JiMpMhbAVKu36mpJexyVDUh2rE1mMGnxTYxDxlTS6ZCEqKcCEP6y+wVzHqClrsR bY9V4nIQJJ4b63zySUdZXip7Y7KvMMPO8mUfLSgpgFu0WEYHa0XvYIO46wrZsQUBFG jEPQlDQlYOYyaOlpBhSIrm5k0Ohqm0pOWiHbhwBg+i2AMueF5W5Hpe4EVzeXXRXrsS umN9nnq1WejiA== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 76BD0C5478C; Thu, 22 Feb 2024 19:40:36 +0000 (UTC) From: Yang Xiwen via B4 Relay Date: Fri, 23 Feb 2024 03:40:11 +0800 Subject: [PATCH v4 1/7] dt-bindings: clock: convert hisi-crg.txt to YAML Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240223-clk-mv200-v4-1-3e37e501d407@outlook.com> References: <20240223-clk-mv200-v4-0-3e37e501d407@outlook.com> In-Reply-To: <20240223-clk-mv200-v4-0-3e37e501d407@outlook.com> To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: David Yang , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Yang Xiwen X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=ed25519-sha256; t=1708630834; l=4441; i=forbidden405@outlook.com; s=20230724; h=from:subject:message-id; bh=BpMVKDzX1uOIaNylx4gkghc96HEFugmrUQEA+SEAU8g=; b=zmLi+nFDKGMq0GTgpZ6YrTY4/pnALpM6nt9vGWYTTXNsYF9GP/qjnEQ3Tegun4yOivFgLdWAw CvkYxdT1DPgAssOK62o/fIx8D+p47I/6hIONsjCkpOTfqGE/p/wof+B X-Developer-Key: i=forbidden405@outlook.com; a=ed25519; pk=qOD5jhp891/Xzc+H/PZ8LWVSWE3O/XCQnAg+5vdU2IU= X-Endpoint-Received: by B4 Relay for forbidden405@outlook.com/20230724 with auth_id=67 X-Original-From: Yang Xiwen Reply-To: X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1791631636897893152 X-GMAIL-MSGID: 1791631636897893152 From: Yang Xiwen Also rename to hisilicon,hisi-crg.yaml. While at it, add "syscon" and "simple-mfd" compatibles to match the existing hi3798cv200.dtsi. Add reset-controller subnode for hisilicon,hi3798cv200-crg to match the existing hi3798cv200.dtsi. Signed-off-by: Yang Xiwen Reviewed-by: Rob Herring --- .../devicetree/bindings/clock/hisi-crg.txt | 50 --------------- .../bindings/clock/hisilicon,hisi-crg.yaml | 74 ++++++++++++++++++++++ 2 files changed, 74 insertions(+), 50 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/hisi-crg.txt b/Documentation/devicetree/bindings/clock/hisi-crg.txt deleted file mode 100644 index cc60b3d423f3..000000000000 --- a/Documentation/devicetree/bindings/clock/hisi-crg.txt +++ /dev/null @@ -1,50 +0,0 @@ -* HiSilicon Clock and Reset Generator(CRG) - -The CRG module provides clock and reset signals to various -modules within the SoC. - -This binding uses the following bindings: - Documentation/devicetree/bindings/clock/clock-bindings.txt - Documentation/devicetree/bindings/reset/reset.txt - -Required Properties: - -- compatible: should be one of the following. - - "hisilicon,hi3516cv300-crg" - - "hisilicon,hi3516cv300-sysctrl" - - "hisilicon,hi3519-crg" - - "hisilicon,hi3798cv200-crg" - - "hisilicon,hi3798cv200-sysctrl" - -- reg: physical base address of the controller and length of memory mapped - region. - -- #clock-cells: should be 1. - -Each clock is assigned an identifier and client nodes use this identifier -to specify the clock which they consume. - -All these identifier could be found in . - -- #reset-cells: should be 2. - -A reset signal can be controlled by writing a bit register in the CRG module. -The reset specifier consists of two cells. The first cell represents the -register offset relative to the base address. The second cell represents the -bit index in the register. - -Example: CRG nodes -CRG: clock-reset-controller@12010000 { - compatible = "hisilicon,hi3519-crg"; - reg = <0x12010000 0x10000>; - #clock-cells = <1>; - #reset-cells = <2>; -}; - -Example: consumer nodes -i2c0: i2c@12110000 { - compatible = "hisilicon,hi3519-i2c"; - reg = <0x12110000 0x1000>; - clocks = <&CRG HI3519_I2C0_RST>; - resets = <&CRG 0xe4 0>; -}; diff --git a/Documentation/devicetree/bindings/clock/hisilicon,hisi-crg.yaml b/Documentation/devicetree/bindings/clock/hisilicon,hisi-crg.yaml new file mode 100644 index 000000000000..251156905a7b --- /dev/null +++ b/Documentation/devicetree/bindings/clock/hisilicon,hisi-crg.yaml @@ -0,0 +1,74 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/hisilicon,hisi-crg.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Hisilicon SOC Clock and Reset Generator (CRG) module + +maintainers: + - Yang Xiwen + +description: | + Hisilicon SOC clock control module which supports the clocks, resets and + power domains on various SoCs. + +properties: + compatible: + oneOf: + - const: hisilicon,hi3519-crg + - items: + - enum: + - hisilicon,hi3798cv200-crg + - hisilicon,hi3798cv200-sysctrl + - hisilicon,hi3516cv300-crg + - hisilicon,hi3516cv300-sysctrl + - const: syscon + - const: simple-mfd + + reg: + maxItems: 1 + + '#clock-cells': + const: 1 + + '#reset-cells': + const: 2 + description: | + First cell is reset request register offset. + Second cell is bit offset in reset request register. + + reset-controller: + type: object + description: | + Reset controller for Hi3798CV200 GMAC module + +required: + - compatible + - reg + - '#clock-cells' + - '#reset-cells' + +allOf: + - if: + properties: + compatible: + contains: + const: hisilicon,hi3798cv200-crg + then: + required: + - reset-controller + else: + properties: + reset-controller: false + +additionalProperties: false + +examples: + - | + clock-reset-controller@12010000 { + compatible = "hisilicon,hi3519-crg"; + reg = <0x12010000 0x10000>; + #clock-cells = <1>; + #reset-cells = <2>; + }; From patchwork Thu Feb 22 19:40:12 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yang Xiwen via B4 Relay X-Patchwork-Id: 205036 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:a81b:b0:108:e6aa:91d0 with SMTP id bq27csp187099dyb; Thu, 22 Feb 2024 12:16:32 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCXQwk3q6fVqSvt3sgBAofCZRUhVPnoI1yx6ESaCoBUIfos07Rjn6SF/OZM8lEAK5Tym2qQdAdOjpKHjSuGF+lU+dogZqA== X-Google-Smtp-Source: AGHT+IHkdVYHSSodTE/TNMRgYRq33hqFwPOzA6Wc4lDU10vyM/1tdQ2XY0vxQaAkYDiOzvidM3Zr X-Received: by 2002:a17:90b:3104:b0:299:4a62:548a with SMTP id gc4-20020a17090b310400b002994a62548amr17557624pjb.34.1708632992248; Thu, 22 Feb 2024 12:16:32 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708632992; cv=pass; d=google.com; s=arc-20160816; b=00BSJh6CFolonGFDjf4qYZcBTm30mfcjDg8/RdmbyRW1L6OktVJagwntlo4cOMJgbR v0PwtZmKLsf2bTqtcSiBAy5ncb2v4/YZVywUq5QwuIkb7vd++gNvnJOdIx6kwEsaFVk9 ouLdCqsNvkPP38ggyaaLZoBnsuewrfWIsYQO7uZpWteS1/QRiM9Xbo+TmwhR+ZGYoEyY qzMgHedFSCQtxsUNdcMRyYOHgCQXik5d5xPc4JobhpONng2DOQNzPSVa8z23GclxA9qC bw9A9h9bmtxurgjFaFT3+xw5tveFYguG6mdxW+Gykrb4K5Hi/b48ktz5KySzooO21oGr eAcQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=reply-to:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:subject:date:from:dkim-signature; bh=629of4EViNXVbcTs1SDHYuRjb8VqyWuGZu+85ZT3wWY=; fh=DLO0P2PQ5CtomTdk1etlLUiRQEb9s0WDNKWTOXo9XHk=; b=cIbubdfKRkjvsj37rFjSt6c335BYry41ugrBLB00KMy6QI9hLWTpklJRNuUeTWVHio 5sqOwwG2dLoIsI1YuK/BnPwLOedHxY7TTXJI7n7vj7RAH7TPJzfA8PLAORBTZKM6T3Mx u0nS4DoRNX5cqciMxmI8rEcr3URojENF/jqo7F4b0Vp6YhAu3O0sR1B2BHGn+XRXMbmb aa33BOje5Acu0YNavRJ9ypDrQGAN1ay3T1OjZK702LLkEs/JS+zo7rQxt1sdmoWT+R53 cQIK6SgM5EGYMYGiMLFDe3MsV5x8KaE8BKe2QCK+NeoJDYnnmZO+tRDPyykDwrb8hzpE HsUQ==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=DHB5GBya; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-77270-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-77270-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [147.75.48.161]) by mx.google.com with ESMTPS id 4-20020a17090a08c400b002993c2454d6si10963115pjn.136.2024.02.22.12.16.31 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 22 Feb 2024 12:16:32 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-77270-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) client-ip=147.75.48.161; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=DHB5GBya; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-77270-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-77270-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id C9E00B2BB91 for ; Thu, 22 Feb 2024 19:41:58 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id BA26973F0C; Thu, 22 Feb 2024 19:40:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="DHB5GBya" Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0CABD1DFD9; Thu, 22 Feb 2024 19:40:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708630837; cv=none; b=MPz7x4T5BtBUY66ZyPmNntaNg2MKVR/tLV6hqBfr3lp8W086v8pcpqBHxudvVIJfRU8gFhdKn7oVkXpY7rmrHgaQ4s8jbsQ+HscXYWc5EIQNZikzIcqVRZ5xS4MN1CH2JpVfVy+zvwWOF77SFA9dHqcFU+sO8veuyW8i8gmtdhg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708630837; c=relaxed/simple; bh=Jxi0eH5d/wxrUnu4Tc7jAelZsPK6EWewjca31DP3sFU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ODD1P0C2CAUaPX8Y6FsnUaecROug8zG0WHRQ11Cc1NlLqktf9kFwhFHTKuS0C44BzIS3w+1QtunZtcPg+Dz4Nnmlip++s1D0MyuqvGdZDsp7pvH5lkG7OBj9Oi3V00/qDvt9HIxGCi6VEKFA0KpjrDipIczY0KP9YNJBJdSAz38= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=DHB5GBya; arc=none smtp.client-ip=10.30.226.201 Received: by smtp.kernel.org (Postfix) with ESMTPS id A4EE6C433A6; Thu, 22 Feb 2024 19:40:36 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1708630836; bh=Jxi0eH5d/wxrUnu4Tc7jAelZsPK6EWewjca31DP3sFU=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=DHB5GBya/9yZoUDZMQB+Qp/Glf67aTncmzFpAbzBujvn1kU9Sl8vLOpGKbivEFYn+ P4YM9rmmt74HbvVuYpC4h2QgNrZFi6vD9mMpW1lYmYuKbCa1GFRaRVtoJAL3h05lmi ZrXJmPfNt4AW1Ku92SWl0Rf94qCbVsIRTEY29knWQSyLqApx7maeTHlMfzCz532FiU cCyAg6+tiv3uAmvZSY7ftx2TxoaztJTaOe45Ds6UDx/OPSFH9iJojPApAPplKAmYjs 3RG0u8S05K7q2kaA4dNMQRIIOHjIr/B5lcatBy85biNCzkOf/ZvUd1dWTx+pqUlw/W fBi4mWrVZwBFA== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 87DDCC54E49; Thu, 22 Feb 2024 19:40:36 +0000 (UTC) From: Yang Xiwen via B4 Relay Date: Fri, 23 Feb 2024 03:40:12 +0800 Subject: [PATCH v4 2/7] dt-bindings: clock: histb-clock: split into two header files Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240223-clk-mv200-v4-2-3e37e501d407@outlook.com> References: <20240223-clk-mv200-v4-0-3e37e501d407@outlook.com> In-Reply-To: <20240223-clk-mv200-v4-0-3e37e501d407@outlook.com> To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: David Yang , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Yang Xiwen , Krzysztof Kozlowski X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=ed25519-sha256; t=1708630834; l=6799; i=forbidden405@outlook.com; s=20230724; h=from:subject:message-id; bh=q6FKPdvaS6C7lfP0l8tnfTtASXs4iYngzwzghiX3fYg=; b=xsWP2baBK8ZgXG28WQqNTELicam4HcM3elw4A5PGCA3Gv5VBdzMbiRKehXQorgRns/mfmrBEf /+dVh8veghQCwiS4Gjp3+lCLsRlNwZ0LqqDWLm4kfpaiDycFl4/TU1O X-Developer-Key: i=forbidden405@outlook.com; a=ed25519; pk=qOD5jhp891/Xzc+H/PZ8LWVSWE3O/XCQnAg+5vdU2IU= X-Endpoint-Received: by B4 Relay for forbidden405@outlook.com/20230724 with auth_id=67 X-Original-From: Yang Xiwen Reply-To: X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1791631548027788035 X-GMAIL-MSGID: 1791631548027788035 From: Yang Xiwen The CRG driver between different SoCs provides different clocks and resets. We should not provide a generic header file across all HiSTB SoCs, instead each CRG driver should provide its own. Split histb-clock.h into two files: hisilicon,hi3798cv200-crg.h and hisilicon,hi3798cv200-sysctrl.h. This header file is for Hi3798CV200 only actually. For other HiSTB SoCs, some clock definitions are missing. Create a new histb-clock.h to include these two files for backward compatibility only. Deprecate this file as well. Acked-by: Krzysztof Kozlowski Signed-off-by: Yang Xiwen --- .../dt-bindings/clock/hisilicon,hi3798cv200-crg.h | 62 +++++++++++++++++++ .../clock/hisilicon,hi3798cv200-sysctrl.h | 17 ++++++ include/dt-bindings/clock/histb-clock.h | 70 +++------------------- 3 files changed, 88 insertions(+), 61 deletions(-) diff --git a/include/dt-bindings/clock/hisilicon,hi3798cv200-crg.h b/include/dt-bindings/clock/hisilicon,hi3798cv200-crg.h new file mode 100644 index 000000000000..7cd8b5d053de --- /dev/null +++ b/include/dt-bindings/clock/hisilicon,hi3798cv200-crg.h @@ -0,0 +1,62 @@ +/* SPDX-License-Identifier: GPL-2.0-or-later */ +/* + * Copyright (c) 2016 HiSilicon Technologies Co., Ltd. + */ + +#ifndef __DT_BINDINGS_CLOCK_HI3798CV200_CRG_H +#define __DT_BINDINGS_CLOCK_HI3798CV200_CRG_H + +/* clocks provided by core CRG */ +#define HISTB_OSC_CLK 0 +#define HISTB_APB_CLK 1 +#define HISTB_AHB_CLK 2 +#define HISTB_UART1_CLK 3 +#define HISTB_UART2_CLK 4 +#define HISTB_UART3_CLK 5 +#define HISTB_I2C0_CLK 6 +#define HISTB_I2C1_CLK 7 +#define HISTB_I2C2_CLK 8 +#define HISTB_I2C3_CLK 9 +#define HISTB_I2C4_CLK 10 +#define HISTB_I2C5_CLK 11 +#define HISTB_SPI0_CLK 12 +#define HISTB_SPI1_CLK 13 +#define HISTB_SPI2_CLK 14 +#define HISTB_SCI_CLK 15 +#define HISTB_FMC_CLK 16 +#define HISTB_MMC_BIU_CLK 17 +#define HISTB_MMC_CIU_CLK 18 +#define HISTB_MMC_DRV_CLK 19 +#define HISTB_MMC_SAMPLE_CLK 20 +#define HISTB_SDIO0_BIU_CLK 21 +#define HISTB_SDIO0_CIU_CLK 22 +#define HISTB_SDIO0_DRV_CLK 23 +#define HISTB_SDIO0_SAMPLE_CLK 24 +#define HISTB_PCIE_AUX_CLK 25 +#define HISTB_PCIE_PIPE_CLK 26 +#define HISTB_PCIE_SYS_CLK 27 +#define HISTB_PCIE_BUS_CLK 28 +#define HISTB_ETH0_MAC_CLK 29 +#define HISTB_ETH0_MACIF_CLK 30 +#define HISTB_ETH1_MAC_CLK 31 +#define HISTB_ETH1_MACIF_CLK 32 +#define HISTB_COMBPHY1_CLK 33 +#define HISTB_USB2_BUS_CLK 34 +#define HISTB_USB2_PHY_CLK 35 +#define HISTB_USB2_UTMI_CLK 36 +#define HISTB_USB2_12M_CLK 37 +#define HISTB_USB2_48M_CLK 38 +#define HISTB_USB2_OTG_UTMI_CLK 39 +#define HISTB_USB2_PHY1_REF_CLK 40 +#define HISTB_USB2_PHY2_REF_CLK 41 +#define HISTB_COMBPHY0_CLK 42 +#define HISTB_USB3_BUS_CLK 43 +#define HISTB_USB3_UTMI_CLK 44 +#define HISTB_USB3_PIPE_CLK 45 +#define HISTB_USB3_SUSPEND_CLK 46 +#define HISTB_USB3_BUS_CLK1 47 +#define HISTB_USB3_UTMI_CLK1 48 +#define HISTB_USB3_PIPE_CLK1 49 +#define HISTB_USB3_SUSPEND_CLK1 50 + +#endif /* __DT_BINDINGS_CLOCK_HI3798CV200_CRG_H */ diff --git a/include/dt-bindings/clock/hisilicon,hi3798cv200-sysctrl.h b/include/dt-bindings/clock/hisilicon,hi3798cv200-sysctrl.h new file mode 100644 index 000000000000..e908b30bb8ce --- /dev/null +++ b/include/dt-bindings/clock/hisilicon,hi3798cv200-sysctrl.h @@ -0,0 +1,17 @@ +/* SPDX-License-Identifier: GPL-2.0-or-later */ +/* + * Copyright (c) 2016 HiSilicon Technologies Co., Ltd. + */ + +#ifndef __DT_BINDINGS_CLOCK_HI3798CV200_SYSCTRL_H +#define __DT_BINDINGS_CLOCK_HI3798CV200_SYSCTRL_H + +/* clocks provided by mcu CRG */ +#define HISTB_MCE_CLK 1 +#define HISTB_IR_CLK 2 +#define HISTB_TIMER01_CLK 3 +#define HISTB_LEDC_CLK 4 +#define HISTB_UART0_CLK 5 +#define HISTB_LSADC_CLK 6 + +#endif /* __DT_BINDINGS_CLOCK_HI3798CV200_SYSCTRL_H */ diff --git a/include/dt-bindings/clock/histb-clock.h b/include/dt-bindings/clock/histb-clock.h index e64e5770ada6..def617ebe852 100644 --- a/include/dt-bindings/clock/histb-clock.h +++ b/include/dt-bindings/clock/histb-clock.h @@ -1,70 +1,18 @@ /* SPDX-License-Identifier: GPL-2.0-or-later */ /* - * Copyright (c) 2016 HiSilicon Technologies Co., Ltd. + * DEPRECATED + * + * Each CRG driver should have its own clock number definitions header file. + * This file is only reserved for backward compatibility for Hi3798CV200 */ #ifndef __DTS_HISTB_CLOCK_H #define __DTS_HISTB_CLOCK_H -/* clocks provided by core CRG */ -#define HISTB_OSC_CLK 0 -#define HISTB_APB_CLK 1 -#define HISTB_AHB_CLK 2 -#define HISTB_UART1_CLK 3 -#define HISTB_UART2_CLK 4 -#define HISTB_UART3_CLK 5 -#define HISTB_I2C0_CLK 6 -#define HISTB_I2C1_CLK 7 -#define HISTB_I2C2_CLK 8 -#define HISTB_I2C3_CLK 9 -#define HISTB_I2C4_CLK 10 -#define HISTB_I2C5_CLK 11 -#define HISTB_SPI0_CLK 12 -#define HISTB_SPI1_CLK 13 -#define HISTB_SPI2_CLK 14 -#define HISTB_SCI_CLK 15 -#define HISTB_FMC_CLK 16 -#define HISTB_MMC_BIU_CLK 17 -#define HISTB_MMC_CIU_CLK 18 -#define HISTB_MMC_DRV_CLK 19 -#define HISTB_MMC_SAMPLE_CLK 20 -#define HISTB_SDIO0_BIU_CLK 21 -#define HISTB_SDIO0_CIU_CLK 22 -#define HISTB_SDIO0_DRV_CLK 23 -#define HISTB_SDIO0_SAMPLE_CLK 24 -#define HISTB_PCIE_AUX_CLK 25 -#define HISTB_PCIE_PIPE_CLK 26 -#define HISTB_PCIE_SYS_CLK 27 -#define HISTB_PCIE_BUS_CLK 28 -#define HISTB_ETH0_MAC_CLK 29 -#define HISTB_ETH0_MACIF_CLK 30 -#define HISTB_ETH1_MAC_CLK 31 -#define HISTB_ETH1_MACIF_CLK 32 -#define HISTB_COMBPHY1_CLK 33 -#define HISTB_USB2_BUS_CLK 34 -#define HISTB_USB2_PHY_CLK 35 -#define HISTB_USB2_UTMI_CLK 36 -#define HISTB_USB2_12M_CLK 37 -#define HISTB_USB2_48M_CLK 38 -#define HISTB_USB2_OTG_UTMI_CLK 39 -#define HISTB_USB2_PHY1_REF_CLK 40 -#define HISTB_USB2_PHY2_REF_CLK 41 -#define HISTB_COMBPHY0_CLK 42 -#define HISTB_USB3_BUS_CLK 43 -#define HISTB_USB3_UTMI_CLK 44 -#define HISTB_USB3_PIPE_CLK 45 -#define HISTB_USB3_SUSPEND_CLK 46 -#define HISTB_USB3_BUS_CLK1 47 -#define HISTB_USB3_UTMI_CLK1 48 -#define HISTB_USB3_PIPE_CLK1 49 -#define HISTB_USB3_SUSPEND_CLK1 50 +#warning "This header file is deprecated, include hisilicon,hi3798cv200-crg.h \ +and hisilicon,hi3798cv200-sysctrl.h directly instead" -/* clocks provided by mcu CRG */ -#define HISTB_MCE_CLK 1 -#define HISTB_IR_CLK 2 -#define HISTB_TIMER01_CLK 3 -#define HISTB_LEDC_CLK 4 -#define HISTB_UART0_CLK 5 -#define HISTB_LSADC_CLK 6 +#include "hisilicon,hi3798cv200-crg.h" +#include "hisilicon,hi3798cv200-sysctrl.h" -#endif /* __DTS_HISTB_CLOCK_H */ +#endif /* __DTS_HISTB_CLOCK_H */ From patchwork Thu Feb 22 19:40:13 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yang Xiwen via B4 Relay X-Patchwork-Id: 205012 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:a81b:b0:108:e6aa:91d0 with SMTP id bq27csp168434dyb; Thu, 22 Feb 2024 11:41:40 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCVu8PTdgF9qtjX3GG+Mc3cLMA37NJfr2a6FXuTMjNjSEotE0NDXOirAAmlNIEvXqnC8eyDRo2GBVp0ox3fZSPpHBT5qBQ== X-Google-Smtp-Source: AGHT+IExRV0ZYHIK81SZDGk1uKuJyVHIM3Qd02gOcVg77csKklgAMKG5C72czjhnkQ6dxhoJjnkc X-Received: by 2002:a05:6870:315:b0:21e:af36:ad79 with SMTP id m21-20020a056870031500b0021eaf36ad79mr15085718oaf.38.1708630900442; Thu, 22 Feb 2024 11:41:40 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708630900; cv=pass; d=google.com; s=arc-20160816; b=AX4a8j6IG8PvpEF8u9hSLTobLM/0tnGzC3j7Jh+6R5UsY+6+lmTQrngc/fOKYrO/nS SiMvmQE6PeQtbNybm5hIReQMUHWjBW2U+aTFCapaB6opOaNaqKxqIMku62SrGRMyump6 brvCqJCznm+zcbObw6n75aYghkdt/IMhCabp7x1vAhPUWUK3U8jNkpdPmFn0U6G4tLmp q21s/GiPxEFVwLxr9vnDTgOKB6Q1jOclt3yf7nkEBdOX59oEhyco6TCOmX6rhQnvPT5o kUzaZqhyIHB1BWMkL2DArXY+eslmGQG0naw7daRKeZIwmTogEdALvOX2NEDNOO181IxC 54rA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=reply-to:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:subject:date:from:dkim-signature; bh=MykPPb53k3E1/RZIt0AFPg84WhX1SrEW216EMUD/mkQ=; fh=61jQp11ptjJt97TUxWe8+hyuLMCiql6kVojnsyhWm9A=; b=CMr1UzZedYE3bzowifgtSK0wsa9GRwicBTkZsWuw9dfHz24U4B4YhO5cRtlLRGPxh6 m5Cf+Pc+XTMpLiMM9J7Hess4QzZ2gctBTR6Gt79zTFNDGjf1UPVG7lO36Va+fd+R8bK5 OtrI470yxf6KLG3hQIQ96YEbNvcMRYfF9l3K0/F6EKTDVFwnTJXsIffh2Kc5Du/qjQJV CAGLLR9rrl73k/u0zlfZlnq0uwt/7+WAvb6q5sfPNW9AHnSyeydfTHq0ER7AdAXjJ0Yi Ga/6GWJKmP/re7SRMlT4AFRbz2E/Ol7xM7yXe2slL8ZHeMiXNwZLZqh6qTPWeKFg1S7s LBsg==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=NbtvCt7m; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-77273-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-77273-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id d9-20020ac85349000000b0042e58357d0dsi1022188qto.776.2024.02.22.11.41.40 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 22 Feb 2024 11:41:40 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-77273-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=NbtvCt7m; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-77273-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-77273-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 2DF301C216CA for ; Thu, 22 Feb 2024 19:41:40 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id C2AEC7174A; Thu, 22 Feb 2024 19:40:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="NbtvCt7m" Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0CB8454903; Thu, 22 Feb 2024 19:40:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708630837; cv=none; b=jfGMcrakyD2ctqpgHNkQ6TmirP0vgkmGH04yuMI34NYbZsDb+X1sdSGfQPnlKXZEmOpeM3m68DJtSEmduIEcbFPQe+TqG5utUMz5YWuvZ5UlKsqt4GXdbF7IbiiN1HhvoDD/s1Me68Ufb9Ps9uWgHjzXrcRejpDl8gWWatFDcYc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708630837; c=relaxed/simple; bh=iXlnN86FBtHze7pc7TT1EzncHtGJddooON9T6JhruhI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=deRLA6o5Qbu5zbdkRZ5CtQv+JQPsQCa09iJyjbmCGAYcW1hNldfOA07fTRXaGHdhtMCX72QXKnP7NAPKW7PId1ipA8A3RxOqu3o/AFvRrhNxQTkI5byRnI9skvglfiba5M4A+vmcuQC1T0RSzdIWkxCWf2vD0hLw+P1PoEZEDO4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=NbtvCt7m; arc=none smtp.client-ip=10.30.226.201 Received: by smtp.kernel.org (Postfix) with ESMTPS id AD043C43399; Thu, 22 Feb 2024 19:40:36 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1708630836; bh=iXlnN86FBtHze7pc7TT1EzncHtGJddooON9T6JhruhI=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=NbtvCt7mxbWeKYgLzxg/4Iq87LHwNpDdPwU5U2kfLQkOGNzj9WReowrolZ2M5BXK/ u6BTgfNObdXqbK3/74mSUUSxJa6mPXP/MACO7LT2bu5ZAK/3X+mp8IGgQdH31FaO6i sn9GjPzH2kAN3VASw92tKp4QY6/LgUHJl1ZFGyFHLx1vuF1o1yeOWhgCuv+qCLIgm7 z84VzXEXHm3k1MTRZIgTMke6WhXK5SMcaMTcQAGTmVV1tlD3R/3CFT2u2mCytGgNty y6B8ICkchbLe6B51IF8Fe5cMghX0BVD//TU0iSgFunL8HLtn69vtbZKJ+0lqnwQgIS z2rOPJrzz6yqQ== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 96757C54791; Thu, 22 Feb 2024 19:40:36 +0000 (UTC) From: Yang Xiwen via B4 Relay Date: Fri, 23 Feb 2024 03:40:13 +0800 Subject: [PATCH v4 3/7] arm64: dts: hisilicon: fix include path Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240223-clk-mv200-v4-3-3e37e501d407@outlook.com> References: <20240223-clk-mv200-v4-0-3e37e501d407@outlook.com> In-Reply-To: <20240223-clk-mv200-v4-0-3e37e501d407@outlook.com> To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: David Yang , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Yang Xiwen X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=ed25519-sha256; t=1708630834; l=950; i=forbidden405@outlook.com; s=20230724; h=from:subject:message-id; bh=zO+w8jqaXi8Ww2B8vF6SfS+3nCbKAcDggVh4EP/9jpU=; b=GQbYW/EM0P0h70DzyqB6wWmefJ25pcQ7J+yd9DwnP1g3Pp4D5SYE4CMGcqVDgeKwhXGkV0V+B XuiDlmGfNmNDHZLdZgBizLY5L/KP5gFLzTweeKIObhjTT19TKFTcIUE X-Developer-Key: i=forbidden405@outlook.com; a=ed25519; pk=qOD5jhp891/Xzc+H/PZ8LWVSWE3O/XCQnAg+5vdU2IU= X-Endpoint-Received: by B4 Relay for forbidden405@outlook.com/20230724 with auth_id=67 X-Original-From: Yang Xiwen Reply-To: X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1791629355216247378 X-GMAIL-MSGID: 1791629355216247378 From: Yang Xiwen The generic histb-clock.h header is now deprecated. Fix it by including individual binding header files directly instead. Signed-off-by: Yang Xiwen --- arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi b/arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi index ed1b5a7a6067..1e6a8a8829b1 100644 --- a/arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi @@ -5,7 +5,8 @@ * Copyright (c) 2016-2017 HiSilicon Technologies Co., Ltd. */ -#include +#include +#include #include #include #include From patchwork Thu Feb 22 19:40:14 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yang Xiwen via B4 Relay X-Patchwork-Id: 205013 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:a81b:b0:108:e6aa:91d0 with SMTP id bq27csp168681dyb; Thu, 22 Feb 2024 11:42:12 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCWDS24rP5UOpqH1em7gX+4eCAAE7DQHsrM1DKTDHESL8/UsNHKIadTxUfPVIhN8EMW2dMseH8a8MBY1xR8xpwyycDgTUA== X-Google-Smtp-Source: AGHT+IGHcxJxxT3U8Kep4gCRPpUOlXqF8KedwJZdjYGRLkh4AbcbikoPCG4KZJvFmVVXNftF0myu X-Received: by 2002:a05:6a20:d04b:b0:19a:43b9:d460 with SMTP id hv11-20020a056a20d04b00b0019a43b9d460mr21519469pzb.62.1708630932391; Thu, 22 Feb 2024 11:42:12 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708630932; cv=pass; d=google.com; s=arc-20160816; b=lKCt8yg7eoPYxrUT5jjS1WQL/8/hq6cNXj0uxsbWCr8t9fnc+NDhBD7wiqw9aw7Y/c oSFeZOqq6NbfpNvfMy/WUfzsyfcD6GhBAvpG0ETIRe0bQT/amvbmp65zJlduv9miHGE8 lINgG4vz+mTZdqTVpppknIIFFpSBuZUG4JBvTQuMXIgiA8vAhrhK7kdW8jjIPwCVS2Mc pXctk0i1CmrDjiIm/V7yccxDfHLeUnG1I6Px4bmWigk9L8UhMoOhu8/T2Yzkjr62gfKH wyrrA4Ay0MUCmEZhO0EYGUgoswlt9uV29GyAwvnpuJtM22eL6aRfR2hJnxdsm72EpkFs N5VQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=reply-to:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:subject:date:from:dkim-signature; bh=iZkOf2O5OICV76IpAn+MzhqBcSyNBj5iKysPRUWs7Y8=; fh=61jQp11ptjJt97TUxWe8+hyuLMCiql6kVojnsyhWm9A=; b=ntC8lqQDN1ip7x8RGIOrZw+Y8Q7+LqcHrn7v/iduJJL0b7E0OMNwD7HwbWF9rHYfR9 da7qa27yU8A23fVD6yOjlGSAjNdzfgm4WYJYTYGD+JuquD8TIYaQGXH379EDerc/MGp4 jNlmo2yGCkg8gkR5wYhnVUk65lMqfC7cZtADDe9M5wJ0Tzv8CWNCKVafRqKe5xKVR9hs wEqOaOK3DZLKEyPfKjKAQILCO/hyQdv/ePp9q4MHZQUDmzzOAhBeJ/rPj0LDYu7FNhAf HGkmftcSbPzsYaZG7WScRNn6ynkWGhgBc0QP2u5JO/dfpO1Ci/uB8YJeqscRyKE9bKjq /NYw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=ar6E5OJE; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-77269-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-77269-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id f2-20020a056a000b0200b006e2ddb4f8fbsi10062562pfu.65.2024.02.22.11.42.12 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 22 Feb 2024 11:42:12 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-77269-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=ar6E5OJE; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-77269-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-77269-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 4BF5428AE07 for ; Thu, 22 Feb 2024 19:41:39 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id C2AC871749; Thu, 22 Feb 2024 19:40:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="ar6E5OJE" Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0294014B838; Thu, 22 Feb 2024 19:40:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708630837; cv=none; b=hEisG0SlMa4sbWvJKubpshDdKQyJ4j1uZueooVra/GTi7kikTT3NNkdrAejc8gKg/cwfX+YteJ+PeJ+SILVdysqDaxTlYo018GI7AvoIN22mmFbK/iN1H82fHa2kE2Ex9zxzXx26a2XRJNFHfPAAYsronDNCi+RPfpcVqs9zNL8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708630837; c=relaxed/simple; bh=w3+OCVOg6gitH+bg/hrW+YuNsjWKvSsvmr6SnY+BX9A=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=PsdhU9rTCcT4EWmGILCdScyZifNuIB89CCoLzjjVrNs+UHbN+OOYn9OHNiLeWeEKh4H3CFFRSS0a/Us4ae2lqUQ0/aCE+ONqwLpgZvzAq4lCMHCT2CEQ9SXbIBwekVOgVb83XeoRES/Fk4lFjWTGz/fHlf9qU8gL+WJBmTFKJL8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=ar6E5OJE; arc=none smtp.client-ip=10.30.226.201 Received: by smtp.kernel.org (Postfix) with ESMTPS id C2781C43141; Thu, 22 Feb 2024 19:40:36 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1708630836; bh=w3+OCVOg6gitH+bg/hrW+YuNsjWKvSsvmr6SnY+BX9A=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=ar6E5OJE84dVEQuiCNGbtbfj0bEUHBN13L+AsKQ8zbhzKS8DDfO3cAF8djbPQhghW 6AMHwyWc+uuDyaBBHWRTJaB8BeHBn4266WBiwWrT8vJ2NdtY9Wpn0P+zAt/34JrjAk yWh5g0Bq0xseiz9pizPugmdhkD3KRKxXCXHCutjvGnRCEkMVn3vxoVdSBdjgj0NKRe nZWteWPRw0dq3/qdzY0V4aGYRt2/TrB9ID/8mDBmDPzdUFtS22P+RY6hnjQV38hvk9 zQZBb2E8TvYdBHwXZ0uZzB/eFDJv/tVL+BSNY7UEa4T6ikWGz75jsP17NJGS8/3wCd uAquyuAjc8DiQ== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id A485EC48BF8; Thu, 22 Feb 2024 19:40:36 +0000 (UTC) From: Yang Xiwen via B4 Relay Date: Fri, 23 Feb 2024 03:40:14 +0800 Subject: [PATCH v4 4/7] clk: hisilicon: fix include path for crg-hi3798cv200 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240223-clk-mv200-v4-4-3e37e501d407@outlook.com> References: <20240223-clk-mv200-v4-0-3e37e501d407@outlook.com> In-Reply-To: <20240223-clk-mv200-v4-0-3e37e501d407@outlook.com> To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: David Yang , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Yang Xiwen X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=ed25519-sha256; t=1708630834; l=857; i=forbidden405@outlook.com; s=20230724; h=from:subject:message-id; bh=mym+b8HCE92ettwNUwgVrGSN23Zmo9f3k4P4EePsjQY=; b=9O/LfMK6KZdcVpCRUfbXSbOjhAQAPVoLHBJHrVlwaoNK2XvTl76HFw3n+valcEjhge6HKPlfg DWy2BOAa9a9BZnUQDdrYjV1viyt1ohS/hEmO8xVJPtfxJ4ulPycFmT+ X-Developer-Key: i=forbidden405@outlook.com; a=ed25519; pk=qOD5jhp891/Xzc+H/PZ8LWVSWE3O/XCQnAg+5vdU2IU= X-Endpoint-Received: by B4 Relay for forbidden405@outlook.com/20230724 with auth_id=67 X-Original-From: Yang Xiwen Reply-To: X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1791629388441131306 X-GMAIL-MSGID: 1791629388441131306 From: Yang Xiwen histb-clock.h is now deprecated. Include hisilicon,hi3798cv200-crg.h and hisilicon-sysctrl.h directly instead. Signed-off-by: Yang Xiwen --- drivers/clk/hisilicon/crg-hi3798cv200.c | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-) diff --git a/drivers/clk/hisilicon/crg-hi3798cv200.c b/drivers/clk/hisilicon/crg-hi3798cv200.c index f651b197e45a..3e26a8f6df36 100644 --- a/drivers/clk/hisilicon/crg-hi3798cv200.c +++ b/drivers/clk/hisilicon/crg-hi3798cv200.c @@ -5,7 +5,8 @@ * Copyright (c) 2016 HiSilicon Technologies Co., Ltd. */ -#include +#include +#include #include #include #include From patchwork Thu Feb 22 19:40:15 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yang Xiwen via B4 Relay X-Patchwork-Id: 205016 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:a81b:b0:108:e6aa:91d0 with SMTP id bq27csp168890dyb; Thu, 22 Feb 2024 11:42:37 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCUlgyq6RP5B7y+hwCtuTluQt0p5toQ9m+3ZDxpVDonuCYvZvghHtrVTP7+VS0HGf9MsF1SOJPTfHDbx25SnIUxrWdzmTA== X-Google-Smtp-Source: AGHT+IEskf0uI5FlvN6ORxLiqZm5jNbnB0j8V5cek7nQil9feONe3HuEEbx3BD1CfwWvAAKIoOse X-Received: by 2002:a17:903:2310:b0:1db:c6ff:974d with SMTP id d16-20020a170903231000b001dbc6ff974dmr21500652plh.45.1708630957169; Thu, 22 Feb 2024 11:42:37 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708630957; cv=pass; d=google.com; s=arc-20160816; b=YMB9Ph+pCMo4wv76nEJNkxUUzuXooxKGzxLGmFhKaDM+6IlAzMemwKvvPr1OagcVrQ t1kDahrjhBbWTqMikEglhcdgcXFTXWSxfgpb/pTnhwMuvvPRCnuGQ8vweS4fi11ZPxg1 ny8C5bfvMclKrG1hrlNAjyxdHzPBQRkNKkZkIhznf1O7A278DcowhZz/fFNjJyZ6T8ce PQp+xYEUeAfTQyRantvnV9v3gHMpboXBStcsGmXJguxH9Ew4qTANpHYiz/FlZ6qgcH1f uCVM+kmddzdWPaof2hDzpFLrmelaGdudt6F9qFqj59wg8fyOu76OuzRwz/awBf0M987C HSWg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=reply-to:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:subject:date:from:dkim-signature; bh=OlRJ3jpZi3j9LA0sIAc06eNIMWjkQiutvG05e1kOA+c=; fh=61jQp11ptjJt97TUxWe8+hyuLMCiql6kVojnsyhWm9A=; b=Mr3XQX0y5l0/k5/BxSVRwTPwQLQoUMpU3l+bwWvzkAamKj23vmfNLNmRC26GsOy/5b 1JcZZ5NlAYkUrm79as9rxxz7WN6+jh0Rh2NrZ9XB7ICbnmYjQY0UhaiNYodcopkciikZ 3cllntfcM6IkuRY+OwEaPZ2xEd2UAiHr5GTZObFi18EX2aRfFcyQUUDfy19pPJmPy6uP W9tM0D2NJTUT6b4eztmHXk2XotE3wvBqOTOybCogyu6nafTssjRO8bekCSOxtG2AqiJf t41KEo0AnBniu80/na3Djz7ptQnZr+ax1aIH0NdUDhwprcojsQNtkgI0Qn5xwfBSH2iz s8sg==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=eupYjtqa; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-77274-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-77274-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id i4-20020a170902cf0400b001dc5ae92969si1064348plg.0.2024.02.22.11.42.37 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 22 Feb 2024 11:42:37 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-77274-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=eupYjtqa; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-77274-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-77274-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 01DDB286B64 for ; Thu, 22 Feb 2024 19:42:23 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 0E9A473F3C; Thu, 22 Feb 2024 19:40:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="eupYjtqa" Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3199954910; Thu, 22 Feb 2024 19:40:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708630837; cv=none; b=IJQNxGhtPWbEj/nm8CCrdGJHk+/cBqv30tnXKog3JKoQOzgzxOp6/3fEvFPHAsk31IZgfnrIPfr4gVecg7aa4Qd+f/XT/Eskwl5Bbfc4yJc5s1DifxBGfAoTsygJcM7In1+Nce6Zy6ixj6qSzPD9nQ+X5wR/UgikKPT7elsDon8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708630837; c=relaxed/simple; bh=uvgjDgyr2mOgCCPMtw6TqBlBBsSGCf6QAlqQ67J+xZ0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=UpradkDJPbPaGzZgzwo+RytQpVgNIhFqKGb5d1fK3AUK6g/2+kK6Ekct6UMGIoC9AmFbgXFfyx+TuZ8Fu1h4p7w3lE4zBBS1efb00Iei+R+C5qRCiOpO3PYgYHbF0gli8UQGs9BsiUMQy36PalRqNb88JxGId8vW9107pLYUicc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=eupYjtqa; arc=none smtp.client-ip=10.30.226.201 Received: by smtp.kernel.org (Postfix) with ESMTPS id CDB8AC4166B; Thu, 22 Feb 2024 19:40:36 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1708630836; bh=uvgjDgyr2mOgCCPMtw6TqBlBBsSGCf6QAlqQ67J+xZ0=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=eupYjtqa3Zyf7mZhH06Mkuy5oJCuPdnRwtvg7lDsBVDbpvSdL8Ab+Rp8HDdOTJJc0 bD4iskMqxEzngGqALc2+4HHfSPJWLZdMe7Lg6ZuSWPhgUt4F+Qkb/7I0pdILaGQHag E5QEA6WwhKYnWIp/zeBR4Ke6AuNniGnXR2xSXu/S6zY6IUM4LRWBJNnfNrqbrbHEf3 VO5JSb1nDKDuOATn9HzeLYw0J60C2NctomnAWppoYmvtb+688PxfkM6yzm4uF11Gwk sJx69akeW7Hl950jwyyV7zOFUJBfFfwFpvzjdpaXejpRnHBEJ6VhIvMOd9B7xaqGli lglj7vOdzEYLw== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id B5783C54E4C; Thu, 22 Feb 2024 19:40:36 +0000 (UTC) From: Yang Xiwen via B4 Relay Date: Fri, 23 Feb 2024 03:40:15 +0800 Subject: [PATCH v4 5/7] dt-bindings: clock: hisilicon,clock-reset-controller: add Hi3798MV200 SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240223-clk-mv200-v4-5-3e37e501d407@outlook.com> References: <20240223-clk-mv200-v4-0-3e37e501d407@outlook.com> In-Reply-To: <20240223-clk-mv200-v4-0-3e37e501d407@outlook.com> To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: David Yang , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Yang Xiwen X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=ed25519-sha256; t=1708630834; l=875; i=forbidden405@outlook.com; s=20230724; h=from:subject:message-id; bh=gv2xXV2PHkOmWiSsfnHxLP0K9i/ux85MGELzPj9FllI=; b=+jf7ao5QN80YG7oizQRY6/67M5d7pTHi916Qvz3LG2uMbbsCM9BOs5gy33kanq12qiKnHQFry uCvI6sBVzF7BwNXweipxYeUp7rSAXXCiSU4tXN5htron68OH2B5xyxi X-Developer-Key: i=forbidden405@outlook.com; a=ed25519; pk=qOD5jhp891/Xzc+H/PZ8LWVSWE3O/XCQnAg+5vdU2IU= X-Endpoint-Received: by B4 Relay for forbidden405@outlook.com/20230724 with auth_id=67 X-Original-From: Yang Xiwen Reply-To: X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1791629414487284682 X-GMAIL-MSGID: 1791629414487284682 From: Yang Xiwen This SoC is similar to Hi3798CV200. Signed-off-by: Yang Xiwen Acked-by: Rob Herring --- Documentation/devicetree/bindings/clock/hisilicon,hisi-crg.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/hisilicon,hisi-crg.yaml b/Documentation/devicetree/bindings/clock/hisilicon,hisi-crg.yaml index 251156905a7b..a4af12aa3f08 100644 --- a/Documentation/devicetree/bindings/clock/hisilicon,hisi-crg.yaml +++ b/Documentation/devicetree/bindings/clock/hisilicon,hisi-crg.yaml @@ -23,6 +23,8 @@ properties: - hisilicon,hi3798cv200-sysctrl - hisilicon,hi3516cv300-crg - hisilicon,hi3516cv300-sysctrl + - hisilicon,hi3798mv200-crg + - hisilicon,hi3798mv200-sysctrl - const: syscon - const: simple-mfd From patchwork Thu Feb 22 19:40:16 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yang Xiwen via B4 Relay X-Patchwork-Id: 205015 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:a81b:b0:108:e6aa:91d0 with SMTP id bq27csp168843dyb; Thu, 22 Feb 2024 11:42:31 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCUu11vNozVyRvv+JGej/6dXVbwkYf+a+CbN+SUVmjD3YQiOJaMg/b4bNZV+/cE2VMlSMsmdT744HL1N4M3S32m3sYXyuQ== X-Google-Smtp-Source: AGHT+IEjjbRe1LuKC+VSTfa7cq0260oApncYS9tpEaZdkE36ZnW3bd6ZtWiWNr5EDSZDeifoymB1 X-Received: by 2002:a0c:d990:0:b0:68f:6dc5:149c with SMTP id y16-20020a0cd990000000b0068f6dc5149cmr122906qvj.61.1708630951630; Thu, 22 Feb 2024 11:42:31 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708630951; cv=pass; d=google.com; s=arc-20160816; b=VOzBxShLYPmgrYq5cgUb64Nr4xsNLapwFqeehhDhyHkqEzTn2xl80bSttCD0Hnua+x pyHMiPDGvxdqo0OKeh+3ZGTijY/iAH83ufZOT4UKlXzstDx2AQG27aCXstiLTG64iHjP HicTgmJZLq9fVJkgvstB4kYXbab+QOtgpA1zqYl1CfHWGHla2apUJZes4vx+LwFgs75M d1TNcYL65M4T3c+dEKQcevlSt543f0jIpIFKPi2pkDRQ6DNvE5JLTCr9ijzagb4D46J4 r54rwJJ6haOFmY+WtjWoXlXFlBiWSqaXHfgCtpU3nFKLD4DX+Pm9vYMsyuqhk4C1VBYE fG2w== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=reply-to:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:subject:date:from:dkim-signature; bh=B1dM3tZAuplRfNckrzg5R1a1g6JfjDqtrbLwQUwRnsI=; fh=61jQp11ptjJt97TUxWe8+hyuLMCiql6kVojnsyhWm9A=; b=fPfGeW6Lch5DSbtyF5iOvJ9HaokCmGcpJT/j0y337ufTTtaOR5pwC0AjsZS5hkjjKE VPx05vMNvn56GNC6+M2AUpPBCrYYvwwAGYxwJZpRRal4lJzauDgPD+W3sSmvSXH960Ic XKPbdDeKhpceszhbBli5kX1sJv7hLcc43FoJURIV9nkRt75oqQi7MC9nAUUudILkwC+d NctIGGNneuniIWN3YQfSwmMuG7QCPB2P6M/NRVJcYurB7uS/MosNkxe5w4DuUAs5mnfc jojoQ+kcd6D/8PmRi66O9qE+lHqiVWixhBFKK13UUoXCgUH7lErK6xmy94CasipKx0XA 2+fw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=TGa2WVNe; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-77275-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-77275-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [147.75.199.223]) by mx.google.com with ESMTPS id q3-20020ad45743000000b0068f36249382si13067785qvx.334.2024.02.22.11.42.31 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 22 Feb 2024 11:42:31 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-77275-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=TGa2WVNe; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-77275-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-77275-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 5CA071C23741 for ; Thu, 22 Feb 2024 19:42:31 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 005CE12D1E8; Thu, 22 Feb 2024 19:40:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="TGa2WVNe" Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5F8FF6AF9F; Thu, 22 Feb 2024 19:40:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708630837; cv=none; b=RZjE4Fla5N6csiLBrbRI81K1I/s3Y3mlmr9ay2hoVvguGka30iZorYacgggmNAfDjcIaCKrUUt9HHsKH4Vn8TVkcqkUZNmlJwUefixdhSUMUFArh9nKDi8POP6o4COV375L/QNyS3ApYfBdOj+nzU8WX2HYJMVTX+1MfSXt1rW0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708630837; c=relaxed/simple; bh=rJGffzjUViLS+nDkKe7uZ+BiLBpGRvDkA+9bjaqnrd8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=LnBaQemOKo4gUtw1bBBv0VtRLyPKVOdhXx+CY2r2A2H6Crwh7OSfCfGv/JgUcLi/Y2yKrpP9MkO0vawwyP82GDFoHnmPtKFWNrcSPHp6UIWyVAMuNhogLvN71eoNwztpbzh8+zVB3+ztnom0MRybXbpDS9gHy08QhPnjvcQHH+Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=TGa2WVNe; arc=none smtp.client-ip=10.30.226.201 Received: by smtp.kernel.org (Postfix) with ESMTPS id D6A9AC41679; Thu, 22 Feb 2024 19:40:36 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1708630836; bh=rJGffzjUViLS+nDkKe7uZ+BiLBpGRvDkA+9bjaqnrd8=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=TGa2WVNemD312SzLNe8O35DwZKvBbAuWiVURjPnLuSgp/YaDuLX7yPJ0z9pIkUM8u D97Nh3ZyV2/HiT6aWXcIyRS3GtU8wCh/ZU/w/nE7pIjY1vdDeh/gkySl7yEKBTEzAV IJjeWq11+uQXSMlTvbPfoUJN+7VJo96B/r6A782ex6u6gh1/CVkrEHJ9oYf4aZ/WOI +XF3LaivqXY/+ZAd5Gdx3zzHXoFeAVz0dzm8X8Uof6qxIhVAJmu5AKmoxybbV7qrUc NW5UeIXCoS2Fqlj6PomWN7dAdUwSNKCeTa8ugMwxfgJeyDnMtaZl+p9G1RXERrEmWe PRdesfIxIe9lA== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id C78A7C54E4A; Thu, 22 Feb 2024 19:40:36 +0000 (UTC) From: Yang Xiwen via B4 Relay Date: Fri, 23 Feb 2024 03:40:16 +0800 Subject: [PATCH v4 6/7] dt-bindings: clock: hisilicon: add clock definitions for Hi3798MV200 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240223-clk-mv200-v4-6-3e37e501d407@outlook.com> References: <20240223-clk-mv200-v4-0-3e37e501d407@outlook.com> In-Reply-To: <20240223-clk-mv200-v4-0-3e37e501d407@outlook.com> To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: David Yang , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Yang Xiwen X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=ed25519-sha256; t=1708630834; l=7237; i=forbidden405@outlook.com; s=20230724; h=from:subject:message-id; bh=6xOEgYF0B7eiIZ4EYO0h2UBTdSjOiERYXdjqsZonns4=; b=jP0y2Cxu4i8nReKbqviaSEux8oQSWb8kyzSYYYQETBQhHUY6hmFjVxrx3CuberfxxJ6IZmACh SU4OZpi53xxCEBL68pg7XnoCO31Wzc2c3juT4MQC16CAd9bS9pv9g+a X-Developer-Key: i=forbidden405@outlook.com; a=ed25519; pk=qOD5jhp891/Xzc+H/PZ8LWVSWE3O/XCQnAg+5vdU2IU= X-Endpoint-Received: by B4 Relay for forbidden405@outlook.com/20230724 with auth_id=67 X-Original-From: Yang Xiwen Reply-To: X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1791629408920051952 X-GMAIL-MSGID: 1791629408920051952 From: Yang Xiwen Add clock definitions for core CRG and mcu CRG for Hi3798MV200 SoC. Signed-off-by: Yang Xiwen --- .../dt-bindings/clock/hisilicon,hi3798mv200-crg.h | 150 +++++++++++++++++++++ .../clock/hisilicon,hi3798mv200-sysctrl.h | 21 +++ 2 files changed, 171 insertions(+) diff --git a/include/dt-bindings/clock/hisilicon,hi3798mv200-crg.h b/include/dt-bindings/clock/hisilicon,hi3798mv200-crg.h new file mode 100644 index 000000000000..33df1e3ef1ee --- /dev/null +++ b/include/dt-bindings/clock/hisilicon,hi3798mv200-crg.h @@ -0,0 +1,150 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2024 Yang Xiwen + */ + +#ifndef __DT_BINDINGS_CLOCK_HI3798MV200_CRG_H +#define __DT_BINDINGS_CLOCK_HI3798MV200_CRG_H + +/* clocks provided by core CRG */ +#define HI3798MV200_OSC_CLK 0 +#define HI3798MV200_APB_CLK 1 +#define HI3798MV200_AHB_CLK 2 +#define HI3798MV200_APLL_CLK 3 +#define HI3798MV200_BPLL_CLK 4 +#define HI3798MV200_DPLL_CLK 5 +#define HI3798MV200_VPLL_CLK 6 +#define HI3798MV200_HPLL_CLK 7 +#define HI3798MV200_EPLL_CLK 8 +#define HI3798MV200_QPLL_CLK 9 +#define HI3798MV200_PERI_DIV_CLK 10 +#define HI3798MV200_CORE_BUS_CLK 11 +#define HI3798MV200_MDE0_BUS_CLK 12 +#define HI3798MV200_MDE1_BUS_CLK 13 +#define HI3798MV200_MDE2_BUS_CLK 14 +#define HI3798MV200_MDE3_BUS_CLK 15 +/* UART1 does not exist */ +#define HI3798MV200_UART2_CLK 16 +#define HI3798MV200_UART3_CLK 17 +#define HI3798MV200_I2C0_CLK 18 +#define HI3798MV200_I2C1_CLK 19 +#define HI3798MV200_I2C2_CLK 20 +#define HI3798MV200_SPI0_CLK 21 +#define HI3798MV200_SCI0_CLK 22 +#define HI3798MV200_SCI1_CLK 23 +#define HI3798MV200_VDH_CLK 24 +#define HI3798MV200_VDH_DSP_CLK 25 +#define HI3798MV200_JPGD_CLK 26 +#define HI3798MV200_PGD_CLK 27 +#define HI3798MV200_BPD_CLK 28 +#define HI3798MV200_VENV_CLK 29 +#define HI3798MV200_VENV_AXI_CLK 30 +#define HI3798MV200_JPGE_CLK 31 +#define HI3798MV200_TDE_CLK 32 +#define HI3798MV200_SDIO0_BIU_CLK 33 +#define HI3798MV200_SDIO0_CIU_CLK 34 +#define HI3798MV200_SDIO0_DRV_CLK 35 +#define HI3798MV200_SDIO0_SAMPLE_CLK 36 +#define HI3798MV200_MMC_BIU_CLK 37 +#define HI3798MV200_MMC_CIU_CLK 38 +#define HI3798MV200_MMC_DRV_CLK 39 +#define HI3798MV200_MMC_SAMPLE_CLK 40 +#define HI3798MV200_SATA_CLK 41 +#define HI3798MV200_SATA_RX_CLK 42 +#define HI3798MV200_SATA_CKO_ALIVE_CLK 43 +#define HI3798MV200_SATA_TX_CLK 44 +#define HI3798MV200_USB3_BUS_CLK 45 +#define HI3798MV200_USB3_REF_CLK 46 +#define HI3798MV200_USB3_SUSPEND_CLK 47 +#define HI3798MV200_USB3_PIPE_CLK 48 +#define HI3798MV200_USB3_UTMI_CLK 49 +#define HI3798MV200_USB3_GS_CLK 50 +#define HI3798MV200_USB3_GM_CLK 51 +#define HI3798MV200_USB2_BUS_CLK 52 +#define HI3798MV200_USB2_48M_CLK 53 +#define HI3798MV200_USB2_12M_CLK 54 +#define HI3798MV200_USB2_OTG_UTMI_CLK 55 +#define HI3798MV200_USB2_HST_PHY_CLK 56 +#define HI3798MV200_USB2_UTMI0_CLK 57 +#define HI3798MV200_USB2_UTMI1_CLK 58 +#define HI3798MV200_USB2_PHY1_REF_CLK 59 +#define HI3798MV200_USB2_PHY2_REF_CLK 60 +#define HI3798MV200_SHA0_CLK 61 +#define HI3798MV200_SHA1_CLK 62 +#define HI3798MV200_PMC_CLK 63 +#define HI3798MV200_GSF_CLK 64 +#define HI3798MV200_GMAC_CLK 65 +#define HI3798MV200_EXT_NETPHY_CLK 66 +#define HI3798MV200_ETH_BUS_CLK 67 +#define HI3798MV200_ETH_CLK 68 +#define HI3798MV200_GPU_CLK 69 +#define HI3798MV200_VO_BUS 70 +#define HI3798MV200_VO_SD 71 +#define HI3798MV200_VO_SDATE 72 +#define HI3798MV200_VDAC_CH0_CLK 73 +#define HI3798MV200_VO_HD 74 +#define HI3798MV200_VDP_CLK 75 +#define HI3798MV200_VDP_CFG_CLK 76 +#define HI3798MV200_VPSS_CLK 77 +#define HI3798MV200_PVR_BUS_CLK 78 +#define HI3798MV200_PVR_DMX_CLK 79 +#define HI3798MV200_PVR_27M_CLK 80 +#define HI3798MV200_PVR_TSI1_CLK 81 +#define HI3798MV200_PVR_TSI2_CLK 82 +#define HI3798MV200_PVR_TSI3_CLK 83 +#define HI3798MV200_PVR_TSI4_CLK 84 +#define HI3798MV200_PVR_TS0_CLK 85 +#define HI3798MV200_PVR_TSOUT0_CLK 86 +#define HI3798MV200_HDMITX_SSC_CLK 87 +#define HI3798MV200_HDMITX_SSC_BYPASS_CLK 88 +#define HI3798MV200_HDMITX_CTRL_24M_CLK 89 +#define HI3798MV200_HDMITX_CTRL_CEC_CLK 90 +#define HI3798MV200_HDMITX_CTRL_60M_CLK 91 +#define HI3798MV200_HDMITX_CTRL_AS_CLK 92 +#define HI3798MV200_HDMITX_PHY_TMDS_CLK 93 +#define HI3798MV200_ADAC_CLK 94 +#define HI3798MV200_AIAO_CLK 95 +#define HI3798MV200_VDAC_CHOP_CLK 96 +#define HI3798MV200_WDG0_CLK 97 +#define HI3798MV200_COMBPHY_CLK 98 +#define HI3798MV200_PCIE_BUS_CLK 99 +#define HI3798MV200_PCIE_SYS_CLK 100 +#define HI3798MV200_PCIE_PIPE_CLK 101 +#define HI3798MV200_PCIE_AUX_CLK 102 +#define HI3798MV200_SDIO1_BIU_CLK 103 +#define HI3798MV200_SDIO1_CIU_CLK 104 +#define HI3798MV200_SDIO1_DRV_CLK 105 +#define HI3798MV200_SDIO1_SAMPLE_CLK 106 +#define HI3798MV200_VENC_SMMU_CLK 107 +#define HI3798MV200_TDE_SMMU_CLK 108 +#define HI3798MV200_JPGD_SMMU_CLK 109 +#define HI3798MV200_VDH_SMMU_CLK 110 +#define HI3798MV200_VDP_SMMU_CLK 111 +#define HI3798MV200_VPSS_SMMU_CLK 112 +#define HI3798MV200_PGD_SMMU_CLK 113 +#define HI3798MV200_VO_BP_CLK 114 +#define HI3798MV200_VDP_G4_CLK 115 +#define HI3798MV200_VDP_V3_CLK 116 +#define HI3798MV200_VDP_SD_CLK 117 +#define HI3798MV200_VDP_WBC_CP_CLK 118 +#define HI3798MV200_VDP_WBC_GP_CLK 119 +#define HI3798MV200_VDP_WBC_HD_CLK 120 +#define HI3798MV200_VDP_G3_CLK 121 +#define HI3798MV200_VDP_G1_CLK 122 +#define HI3798MV200_VDP_G0_CLK 123 +#define HI3798MV200_VDP_V1_CLK 124 +#define HI3798MV200_VDP_V0_CLK 125 +#define HI3798MV200_VDP_HD_CLK 126 +#define HI3798MV200_CIPHER_SMMU_CLK 127 +#define HI3798MV200_FMC_CLK 128 +#define HI3798MV200_FEPHY_CLK 129 +#define HI3798MV200_DMAC_CLK 130 +#define HI3798MV200_GZIP_CLK 131 +#define HI3798MV200_GZIP_AXI_CLK 132 +#define HI3798MV200_GZIP_APB_CLK 133 +#define HI3798MV200_PM_CLK 134 +#define HI3798MV200_FRACDIV_CLK 135 + +#define HI3798MV200_CRG_CLK_COUNT 136 + +#endif /* __DT_BINDINGS_CLOCK_HI3798MV200_CRG_H */ diff --git a/include/dt-bindings/clock/hisilicon,hi3798mv200-sysctrl.h b/include/dt-bindings/clock/hisilicon,hi3798mv200-sysctrl.h new file mode 100644 index 000000000000..185e4b701e23 --- /dev/null +++ b/include/dt-bindings/clock/hisilicon,hi3798mv200-sysctrl.h @@ -0,0 +1,21 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2024 Yang Xiwen + */ + +#ifndef __DT_BINDINGS_CLOCK_HI3798MV200_SYSCTRL_H +#define __DT_BINDINGS_CLOCK_HI3798MV200_SYSCTRL_H + +/* clocks provided by mcu CRG */ +#define HI3798MV200_MCU_BUS_CLK 0 +#define HI3798MV200_MCE_CLK 1 +#define HI3798MV200_IR_CLK 2 +#define HI3798MV200_TIMER01_CLK 3 +#define HI3798MV200_LEDC_CLK 4 +#define HI3798MV200_UART0_CLK 5 +#define HI3798MV200_WIFI_CLK 6 +#define HI3798MV200_LSADC_CLK 7 + +#define HI3798MV200_SYSCTRL_CLK_COUNT 8 + +#endif /* __DT_BINDINGS_CLOCK_HI3798MV200_SYSCTRL_H */ From patchwork Thu Feb 22 19:40:17 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yang Xiwen via B4 Relay X-Patchwork-Id: 205017 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:a81b:b0:108:e6aa:91d0 with SMTP id bq27csp168945dyb; Thu, 22 Feb 2024 11:42:46 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCXV8t5GUogKLjWK6qW2cXm9aWKsVrryTH5HfOPONjajNh3ZudctIR2IBEpIfLDpezxkt3TwLCVdNumz3mQVVSQhqXpd1g== X-Google-Smtp-Source: AGHT+IEB+BYiXNtbGgzPRpY5l8H2yM8HQkyipEkez7y+nesQyz1XBzKju9h6GJqk3rheFljvroe8 X-Received: by 2002:a05:6a00:4f02:b0:6e4:8d13:2eea with SMTP id lb2-20020a056a004f0200b006e48d132eeamr5217692pfb.22.1708630966327; Thu, 22 Feb 2024 11:42:46 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708630966; cv=pass; d=google.com; s=arc-20160816; b=yxwqJshYg/hzlZ1QWP5V6Pxad2Oy2K3Qtmb8nqbE0eaE1RKx671dwYNqpbbPhoZkFq KCLLOfk5gZ1VGvLZ3MfqE8i9rXoKgwWWczca3CCi6VO3BLLBU/7hhwD7cBKVye79y6K2 Is8xMGiREvSgO8TC3oMF6A3Tx0OkKnyaElqlAPPHse1v69bhNczgViRs2vhiKPxI7Alf ewm9vmuYhXgOR0GRfUefxIFoSXv8lpcJVjdDRY3aw5vNSB62xkNplQdCcpnTflNzEOHC vItsDJqWQrnh2A2r/FQgdLj0tHct7LxOitpBuTjLDiprZI7lf74OmVC0odDr9jSYNi0C kPIQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=reply-to:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:subject:date:from:dkim-signature; bh=LT7TJ7VKyEgQJ/b1fWSJgp2MdgbYwZ8z6FBgrNsfwzg=; fh=61jQp11ptjJt97TUxWe8+hyuLMCiql6kVojnsyhWm9A=; b=UxLH+R91cPoxDZhceKc4VrLJ0gmeujUHkYPhY21aOmLArv9i+eKz6mg1pn/OMADsVK 5M5vlxCJ1Rhm0sbsh0aUkWXLLGNSGu79hPvEekcgpRCV6Rb0F7h23+bm7h5JYj+a+n7z h6e/ptouAjBZgNS6T66Y05mompLJS/ujHlb/ddz97CV97tUS8DFQEJdxepHfkdNqDE/z E9Y//CkIDRoNuHl26PW5h70ST+G62UqjpQcPgFZU2GGWiG+83I81TeG1LfV63a6g52mD DOchRHyuNR82Mg82heXTVJxkweCo2zepD7LFo6Wx7XyZKAK90Mxg3t8D5J3V9BSMOSFD r7VQ==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=HcXryzbT; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-77276-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-77276-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id bz22-20020a056a02061600b005dc81a30771si11407012pgb.254.2024.02.22.11.42.46 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 22 Feb 2024 11:42:46 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-77276-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=HcXryzbT; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-77276-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-77276-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 3F1C82865B1 for ; Thu, 22 Feb 2024 19:42:38 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 2418212D1F1; Thu, 22 Feb 2024 19:40:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="HcXryzbT" Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5F9556AFA0; Thu, 22 Feb 2024 19:40:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708630837; cv=none; b=S42C9mpFOAz21DUEo22CSlYMYjXlm9utsrKpNDcevY9PNcdsQ+LLamEkNt0D5lP6O7pKfO61rYaRonBSxrPbe/MLwd/i8nnk7jh52Zm3sPBXQfXi+Yn6JXvHbNrEsEnHQ8hP452+02RXFeppXvQ1gwGoXY3ZB7vBGVqaFp2ewfw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708630837; c=relaxed/simple; bh=6jiMQsziQVT6fOrvLbLmIT+jqUpGKlFvZg9cowyUhmk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=FGqRYJL+WRGMjaEVMasTCfF4M6cIZOtuGyQz0dCVofrxoNRC7KUrjzk3RRKVsb8iT68WNzvzSeDId7rVe8SgpuWx+w9E2ZmUOPNzYCLDbuXifZS8Qmyuuv7ZJ0qMU6HSYQBuXxo4HFzyxAxhslTBd1Tulj7jijU2YjFH8wokSho= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=HcXryzbT; arc=none smtp.client-ip=10.30.226.201 Received: by smtp.kernel.org (Postfix) with ESMTPS id ECC3CC3277B; Thu, 22 Feb 2024 19:40:36 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1708630837; bh=6jiMQsziQVT6fOrvLbLmIT+jqUpGKlFvZg9cowyUhmk=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=HcXryzbTLxTklinmIs0v8tBAk/fuTwFWON4U4du75hdeFmqvxGGK4i783I6kEr5HH ijcqlGdmfje/afAcvk8zk1hc5UcDESk25GjTlsyducbtC4Uw7M4ONEYm8CX+UdPBiY +3aCPG+TRqLkpLp80hdKXJBagI+7h6vFMmVYgnv/wCvFJ9BkpAMMDM5970AXZJ0PBC kOHzHUcU+XFXEgTQ3sE/6TPChPBVmV7dS5wIcrD4WPCYsKHh2H3LqltiqT4X8TcYla AtdRKBw5or9UOjnRL1uUV64Gab5BEk4aRhvnHXNndJHahUSU1Iw+7GhzeekOFiqphK Q1RysQqmvuWrA== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id DD1C8C54791; Thu, 22 Feb 2024 19:40:36 +0000 (UTC) From: Yang Xiwen via B4 Relay Date: Fri, 23 Feb 2024 03:40:17 +0800 Subject: [PATCH v4 7/7] clk: hisilicon: add CRG driver for Hi3798MV200 SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240223-clk-mv200-v4-7-3e37e501d407@outlook.com> References: <20240223-clk-mv200-v4-0-3e37e501d407@outlook.com> In-Reply-To: <20240223-clk-mv200-v4-0-3e37e501d407@outlook.com> To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: David Yang , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Yang Xiwen X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=ed25519-sha256; t=1708630834; l=18889; i=forbidden405@outlook.com; s=20230724; h=from:subject:message-id; bh=/5tubVp4D3o4gm3SuOgYSetmwQOt4vNMUPhcAqZfpwU=; b=BiJLOgTNAbMlBwvxeGamhBHOlts+vjki+4zoHQ3kF/OWXwzxKzTTPsgypGiO9LvrraFIdSL2T J0VDW9tra9tBgOGij+d0agMU8scgM6j7Umx2CIAEubEl5w+wwtQsNW2 X-Developer-Key: i=forbidden405@outlook.com; a=ed25519; pk=qOD5jhp891/Xzc+H/PZ8LWVSWE3O/XCQnAg+5vdU2IU= X-Endpoint-Received: by B4 Relay for forbidden405@outlook.com/20230724 with auth_id=67 X-Original-From: Yang Xiwen Reply-To: X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1791629424217779940 X-GMAIL-MSGID: 1791629424217779940 From: Yang Xiwen Add CRG driver for Hi3798MV200 SoC. CRG(Clock and Reset Generator) module generates clock and reset signals used by other module blocks on SoC. Only currently used clocks are added. Clocks without mainline user are omitted. Notably PLLs are missing due to the lack of PLL driver. Signed-off-by: Yang Xiwen --- drivers/clk/hisilicon/Kconfig | 8 + drivers/clk/hisilicon/Makefile | 1 + drivers/clk/hisilicon/crg-hi3798mv200.c | 462 ++++++++++++++++++++++++++++++++ 3 files changed, 471 insertions(+) diff --git a/drivers/clk/hisilicon/Kconfig b/drivers/clk/hisilicon/Kconfig index c1ec75aa4ccd..fab8059240b7 100644 --- a/drivers/clk/hisilicon/Kconfig +++ b/drivers/clk/hisilicon/Kconfig @@ -45,6 +45,14 @@ config COMMON_CLK_HI3798CV200 help Build the clock driver for hi3798cv200. +config COMMON_CLK_HI3798MV200 + tristate "Hi3798MV200 Clock Driver" + depends on ARCH_HISI || COMPILE_TEST + select RESET_HISI + default ARCH_HISI + help + Build the clock driver for hi3798mv200. + config COMMON_CLK_HI6220 bool "Hi6220 Clock Driver" depends on ARCH_HISI || COMPILE_TEST diff --git a/drivers/clk/hisilicon/Makefile b/drivers/clk/hisilicon/Makefile index 2978e56cb876..7acb63e909bd 100644 --- a/drivers/clk/hisilicon/Makefile +++ b/drivers/clk/hisilicon/Makefile @@ -14,6 +14,7 @@ obj-$(CONFIG_COMMON_CLK_HI3559A) += clk-hi3559a.o obj-$(CONFIG_COMMON_CLK_HI3660) += clk-hi3660.o obj-$(CONFIG_COMMON_CLK_HI3670) += clk-hi3670.o obj-$(CONFIG_COMMON_CLK_HI3798CV200) += crg-hi3798cv200.o +obj-$(CONFIG_COMMON_CLK_HI3798MV200) += crg-hi3798mv200.o obj-$(CONFIG_COMMON_CLK_HI6220) += clk-hi6220.o obj-$(CONFIG_RESET_HISI) += reset.o obj-$(CONFIG_STUB_CLK_HI6220) += clk-hi6220-stub.o diff --git a/drivers/clk/hisilicon/crg-hi3798mv200.c b/drivers/clk/hisilicon/crg-hi3798mv200.c new file mode 100644 index 000000000000..065def955e6a --- /dev/null +++ b/drivers/clk/hisilicon/crg-hi3798mv200.c @@ -0,0 +1,462 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Hi3798MV200 Clock and Reset Generator Driver + * + * Copyright (c) 2024 Yang Xiwen + * Copyright (c) 2016 HiSilicon Technologies Co., Ltd. + */ + +#include +#include +#include +#include +#include +#include +#include "clk.h" +#include "crg.h" +#include "reset.h" + +/* hi3798MV200 core CRG */ +enum hi3798mv200_crg_inner_clk { + HI3798MV200_FIXED_3M = HI3798MV200_CRG_CLK_COUNT, + HI3798MV200_FIXED_12M, + HI3798MV200_FIXED_24M, + HI3798MV200_FIXED_25M, + HI3798MV200_FIXED_27M, + HI3798MV200_FIXED_48M, + HI3798MV200_FIXED_50M, + HI3798MV200_FIXED_54M, + HI3798MV200_FIXED_60M, + HI3798MV200_FIXED_75M, + HI3798MV200_FIXED_100M, + HI3798MV200_FIXED_125M, + HI3798MV200_FIXED_150M, + HI3798MV200_FIXED_200M, + HI3798MV200_FIXED_250M, + HI3798MV200_FIXED_300M, + HI3798MV200_FIXED_400M, + HI3798MV200_FIXED_450M, + HI3798MV200_MMC_MUX, + HI3798MV200_SDIO0_MUX, + HI3798MV200_SDIO1_MUX, + HI3798MV200_COMBPHY0_MUX, + HI3798MV200_FEMAC_MUX, + HI3798MV200_GMAC_MUX, + HI3798MV200_CRG_NR_CLKS, +}; + +static const struct hisi_fixed_rate_clock hi3798mv200_fixed_rate_clks[] = { + { HI3798MV200_OSC_CLK, "clk_osc", NULL, 0, 24000000, }, + { HI3798MV200_APB_CLK, "clk_apb", NULL, 0, 100000000, }, + { HI3798MV200_AHB_CLK, "clk_ahb", NULL, 0, 200000000, }, + { HI3798MV200_FIXED_3M, "3m", NULL, 0, 3000000, }, + { HI3798MV200_FIXED_12M, "12m", NULL, 0, 12000000, }, + { HI3798MV200_FIXED_24M, "24m", NULL, 0, 24000000, }, + { HI3798MV200_FIXED_25M, "25m", NULL, 0, 25000000, }, + { HI3798MV200_FIXED_27M, "27m", NULL, 0, 27000000, }, + { HI3798MV200_FIXED_48M, "48m", NULL, 0, 48000000, }, + { HI3798MV200_FIXED_50M, "50m", NULL, 0, 50000000, }, + { HI3798MV200_FIXED_54M, "54m", NULL, 0, 54000000, }, + { HI3798MV200_FIXED_60M, "60m", NULL, 0, 60000000, }, + { HI3798MV200_FIXED_75M, "75m", NULL, 0, 75000000, }, + { HI3798MV200_FIXED_100M, "100m", NULL, 0, 100000000, }, + { HI3798MV200_FIXED_125M, "125m", NULL, 0, 125000000, }, + { HI3798MV200_FIXED_150M, "150m", NULL, 0, 150000000, }, + { HI3798MV200_FIXED_200M, "200m", NULL, 0, 200000000, }, +}; + +static const char *const sdio_mux_p[] = { "100m", "50m", "150m", "25m" }; +static u32 sdio_mux_table[] = {0, 1, 2, 3}; + +static const char *const mmc_mux_p[] = { "100m", "50m", "25m", "200m", "150m" }; +static u32 mmc_mux_table[] = {0, 1, 2, 3, 6}; + +static const char *const comphy_mux_p[] = { "25m", "100m"}; +static const char *const femac_mux_p[] = { "54m", "27m" }; +static const char *const gmac_mux_p[] = { "125m", "75m" }; +static const char *const ext_netphy_mux_p[] = { "25m", "50m" }; +static const char *const mde1_bus_mux_p[] = { "24m", "200m" }; +static const char *const mde3_bus_mux_p[] = { "24m", "400m" }; +static u32 mux_table_1bit[] = {0, 1}; + +static const char *const core_bus_mux_p[] = { "24m", "200m", "250m" }; +static const char *const mde0_bus_mux_p[] = { "24m", "300m", "400m" }; +static const char *const mde2_bus_mux_p[] = { "24m", "400m", "450m" }; +static u32 mux_table_2bit_pattern1[] = {0, 1, 2}; + +static struct hisi_mux_clock hi3798mv200_mux_clks[] = { + { HI3798MV200_CORE_BUS_CLK, "clk_core_bus", core_bus_mux_p, ARRAY_SIZE(core_bus_mux_p), + 0, 0x58, 0, 2, 0, mux_table_2bit_pattern1, }, + { HI3798MV200_MDE0_BUS_CLK, "clk_mde0_bus", mde0_bus_mux_p, ARRAY_SIZE(mde0_bus_mux_p), + 0, 0x58, 2, 2, 0, mux_table_2bit_pattern1, }, + { HI3798MV200_MDE1_BUS_CLK, "clk_mde1_bus", mde1_bus_mux_p, ARRAY_SIZE(mde1_bus_mux_p), + 0, 0x58, 4, 1, 0, mux_table_1bit, }, + { HI3798MV200_MDE2_BUS_CLK, "clk_mde2_bus", mde2_bus_mux_p, ARRAY_SIZE(mde2_bus_mux_p), + 0, 0x58, 8, 2, 0, mux_table_2bit_pattern1, }, + { HI3798MV200_MDE3_BUS_CLK, "clk_mde3_bus", mde3_bus_mux_p, ARRAY_SIZE(mde3_bus_mux_p), + 0, 0x58, 10, 1, 0, mux_table_1bit, }, + { HI3798MV200_MMC_MUX, "mmc_mux", mmc_mux_p, ARRAY_SIZE(mmc_mux_p), + 0, 0xa0, 8, 3, CLK_MUX_ROUND_CLOSEST, mmc_mux_table, }, + { HI3798MV200_COMBPHY0_MUX, "combphy_mux", comphy_mux_p, + ARRAY_SIZE(comphy_mux_p), 0, 0x188, 3, 1, 0, mux_table_1bit, }, + { HI3798MV200_SDIO0_MUX, "sdio0_mux", sdio_mux_p, ARRAY_SIZE(sdio_mux_p), + 0, 0x9c, 8, 2, CLK_MUX_ROUND_CLOSEST, sdio_mux_table, }, + { HI3798MV200_SDIO1_MUX, "sdio1_mux", sdio_mux_p, ARRAY_SIZE(sdio_mux_p), + 0, 0x28c, 8, 2, CLK_MUX_ROUND_CLOSEST, sdio_mux_table, }, + { HI3798MV200_FEMAC_MUX, "femac_mux", femac_mux_p, ARRAY_SIZE(femac_mux_p), + 0, 0xd0, 2, 1, 0, mux_table_1bit, }, + { HI3798MV200_GMAC_MUX, "gmac_mux", gmac_mux_p, ARRAY_SIZE(gmac_mux_p), + 0, 0xcc, 7, 1, 0, mux_table_1bit, }, + { HI3798MV200_EXT_NETPHY_CLK, "ext_netphy_mux", ext_netphy_mux_p, ARRAY_SIZE(ext_netphy_mux_p), + 0, 0xcc, 6, 1, 0, mux_table_1bit, }, +}; + +static u32 mmc_phase_regvals[] = {0, 1, 2, 3, 4, 5, 6, 7}; +static u32 mmc_phase_degrees[] = {0, 45, 90, 135, 180, 225, 270, 315}; + +static struct hisi_phase_clock hi3798mv200_phase_clks[] = { + { HI3798MV200_SDIO0_SAMPLE_CLK, "sdio0_sample", "clk_sdio0_ciu", + 0, 0x9c, 12, 3, mmc_phase_degrees, + mmc_phase_regvals, ARRAY_SIZE(mmc_phase_regvals) }, + { HI3798MV200_SDIO0_DRV_CLK, "sdio0_drive", "clk_sdio0_ciu", + 0, 0x9c, 16, 3, mmc_phase_degrees, + mmc_phase_regvals, ARRAY_SIZE(mmc_phase_regvals) }, + { HI3798MV200_SDIO1_SAMPLE_CLK, "sdio1_sample", "clk_sdio1_ciu", + 0, 0x28c, 12, 3, mmc_phase_degrees, + mmc_phase_regvals, ARRAY_SIZE(mmc_phase_regvals) }, + { HI3798MV200_SDIO1_DRV_CLK, "sdio1_drive", "clk_sdio1_ciu", + 0, 0x28c, 16, 3, mmc_phase_degrees, + mmc_phase_regvals, ARRAY_SIZE(mmc_phase_regvals) }, + { HI3798MV200_MMC_SAMPLE_CLK, "mmc_sample", "clk_mmc_ciu", + 0, 0xa0, 12, 3, mmc_phase_degrees, + mmc_phase_regvals, ARRAY_SIZE(mmc_phase_regvals) }, + { HI3798MV200_MMC_DRV_CLK, "mmc_drive", "clk_mmc_ciu", + 0, 0xa0, 16, 3, mmc_phase_degrees, + mmc_phase_regvals, ARRAY_SIZE(mmc_phase_regvals) }, +}; + +static const struct hisi_gate_clock hi3798mv200_gate_clks[] = { + /* UART */ + { HI3798MV200_UART2_CLK, "clk_uart2", "75m", + CLK_SET_RATE_PARENT, 0x68, 4, 0, }, + { HI3798MV200_UART3_CLK, "clk_uart3", "75m", + CLK_SET_RATE_PARENT, 0x68, 6, 0, }, + /* I2C */ + { HI3798MV200_I2C0_CLK, "clk_i2c0", "clk_apb", + CLK_SET_RATE_PARENT, 0x6c, 4, 0, }, + { HI3798MV200_I2C1_CLK, "clk_i2c1", "clk_apb", + CLK_SET_RATE_PARENT, 0x6c, 8, 0, }, + { HI3798MV200_I2C2_CLK, "clk_i2c2", "clk_apb", + CLK_SET_RATE_PARENT, 0x6c, 12, 0, }, + /* SPI */ + { HI3798MV200_SPI0_CLK, "clk_spi0", "clk_apb", + CLK_SET_RATE_PARENT, 0x70, 0, 0, }, + /* SCI */ + { HI3798MV200_SCI0_CLK, "clk_sci0", "clk_apb", + CLK_SET_RATE_PARENT, 0x74, 0, 0, }, + { HI3798MV200_SCI1_CLK, "clk_sci1", "clk_apb", + CLK_SET_RATE_PARENT, 0x74, 2, 0, }, + /* SDIO */ + { HI3798MV200_SDIO0_BIU_CLK, "clk_sdio0_biu", "clk_ahb", + CLK_SET_RATE_PARENT, 0x9c, 0, 0, }, + { HI3798MV200_SDIO0_CIU_CLK, "clk_sdio0_ciu", "sdio0_mux", + CLK_SET_RATE_PARENT, 0x9c, 1, 0, }, + { HI3798MV200_SDIO1_BIU_CLK, "clk_sdio1_biu", "clk_ahb", + CLK_SET_RATE_PARENT, 0x28c, 0, 0, }, + { HI3798MV200_SDIO1_CIU_CLK, "clk_sdio1_ciu", "sdio1_mux", + CLK_SET_RATE_PARENT, 0x28c, 1, 0, }, + /* EMMC */ + { HI3798MV200_MMC_BIU_CLK, "clk_mmc_biu", "clk_ahb", + CLK_SET_RATE_PARENT, 0xa0, 0, 0, }, + { HI3798MV200_MMC_CIU_CLK, "clk_mmc_ciu", "mmc_mux", + CLK_SET_RATE_PARENT, 0xa0, 1, 0, }, + /* Ethernet */ + { HI3798MV200_GMAC_CLK, "clk_gmac", "gmac_mux", + CLK_SET_RATE_PARENT, 0xcc, 2, 0, }, + { HI3798MV200_GSF_CLK, "clk_gmacif", "clk_ahb", + CLK_SET_RATE_PARENT, 0xcc, 0, 0, }, + { HI3798MV200_ETH_CLK, "clk_femac", "femac_mux", + CLK_SET_RATE_PARENT, 0xd0, 1, 0, }, + { HI3798MV200_ETH_BUS_CLK, "clk_femacif", "clk_ahb", + CLK_SET_RATE_PARENT, 0xd0, 0, 0, }, + { HI3798MV200_FEPHY_CLK, "clk_fephy", "25m", + CLK_SET_RATE_PARENT, 0x388, 0, 0, }, + /* COMBPHY */ + { HI3798MV200_COMBPHY_CLK, "clk_combphy", "combphy_mux", + CLK_SET_RATE_PARENT, 0x188, 0, 0, }, + /* USB2 */ + { HI3798MV200_USB2_BUS_CLK, "clk_u2_bus", "clk_ahb", + CLK_SET_RATE_PARENT, 0xb8, 0, 0, }, + { HI3798MV200_USB2_HST_PHY_CLK, "clk_u2_phy", "60m", + CLK_SET_RATE_PARENT, 0xb8, 4, 0, }, + { HI3798MV200_USB2_12M_CLK, "clk_u2_12m", "12m", + CLK_SET_RATE_PARENT, 0xb8, 2, 0 }, + { HI3798MV200_USB2_48M_CLK, "clk_u2_48m", "48m", + CLK_SET_RATE_PARENT, 0xb8, 1, 0 }, + { HI3798MV200_USB2_UTMI0_CLK, "clk_u2_utmi0", "60m", + CLK_SET_RATE_PARENT, 0xb8, 5, 0 }, + { HI3798MV200_USB2_UTMI1_CLK, "clk_u2_utmi1", "60m", + CLK_SET_RATE_PARENT, 0xb8, 6, 0 }, + { HI3798MV200_USB2_OTG_UTMI_CLK, "clk_u2_otg_utmi", "60m", + CLK_SET_RATE_PARENT, 0xb8, 3, 0 }, + { HI3798MV200_USB2_PHY1_REF_CLK, "clk_u2_phy1_ref", "24m", + CLK_SET_RATE_PARENT, 0xbc, 0, 0 }, + { HI3798MV200_USB2_PHY2_REF_CLK, "clk_u2_phy2_ref", "24m", + CLK_SET_RATE_PARENT, 0xbc, 2, 0 }, + /* USB3 bus */ + { HI3798MV200_USB3_GM_CLK, "clk_u3_gm", "clk_ahb", + CLK_SET_RATE_PARENT, 0xb0, 6, 0 }, + { HI3798MV200_USB3_GS_CLK, "clk_u3_gs", "clk_ahb", + CLK_SET_RATE_PARENT, 0xb0, 5, 0 }, + { HI3798MV200_USB3_BUS_CLK, "clk_u3_bus", "clk_ahb", + CLK_SET_RATE_PARENT, 0xb0, 0, 0 }, + /* USB3 ctrl */ + { HI3798MV200_USB3_SUSPEND_CLK, "clk_u3_suspend", NULL, + CLK_SET_RATE_PARENT, 0xb0, 2, 0 }, + { HI3798MV200_USB3_PIPE_CLK, "clk_u3_pipe", NULL, + CLK_SET_RATE_PARENT, 0xb0, 3, 0 }, + { HI3798MV200_USB3_REF_CLK, "clk_u3_ref", "125m", + CLK_SET_RATE_PARENT, 0xb0, 1, 0 }, + { HI3798MV200_USB3_UTMI_CLK, "clk_u3_utmi", "60m", + CLK_SET_RATE_PARENT, 0xb0, 4, 0 }, + /* Watchdog */ + { HI3798MV200_WDG0_CLK, "clk_wdg0", "clk_osc", + CLK_SET_RATE_PARENT, 0x178, 0, 0 }, +}; + +static struct hisi_clock_data *hi3798mv200_clk_register( + struct platform_device *pdev) +{ + struct hisi_clock_data *clk_data; + int ret; + + clk_data = hisi_clk_alloc(pdev, HI3798MV200_CRG_NR_CLKS); + if (!clk_data) + return ERR_PTR(-ENOMEM); + + /* hisi_phase_clock is resource managed */ + ret = hisi_clk_register_phase(&pdev->dev, + hi3798mv200_phase_clks, + ARRAY_SIZE(hi3798mv200_phase_clks), + clk_data); + if (ret) + return ERR_PTR(ret); + + ret = hisi_clk_register_fixed_rate(hi3798mv200_fixed_rate_clks, + ARRAY_SIZE(hi3798mv200_fixed_rate_clks), + clk_data); + if (ret) + return ERR_PTR(ret); + + ret = hisi_clk_register_mux(hi3798mv200_mux_clks, + ARRAY_SIZE(hi3798mv200_mux_clks), + clk_data); + if (ret) + goto unregister_fixed_rate; + + ret = hisi_clk_register_gate(hi3798mv200_gate_clks, + ARRAY_SIZE(hi3798mv200_gate_clks), + clk_data); + if (ret) + goto unregister_mux; + + ret = of_clk_add_provider(pdev->dev.of_node, + of_clk_src_onecell_get, &clk_data->clk_data); + if (ret) + goto unregister_gate; + + return clk_data; + +unregister_gate: + hisi_clk_unregister_gate(hi3798mv200_gate_clks, + ARRAY_SIZE(hi3798mv200_gate_clks), + clk_data); +unregister_mux: + hisi_clk_unregister_mux(hi3798mv200_mux_clks, + ARRAY_SIZE(hi3798mv200_mux_clks), + clk_data); +unregister_fixed_rate: + hisi_clk_unregister_fixed_rate(hi3798mv200_fixed_rate_clks, + ARRAY_SIZE(hi3798mv200_fixed_rate_clks), + clk_data); + return ERR_PTR(ret); +} + +static void hi3798mv200_clk_unregister(struct platform_device *pdev) +{ + struct hisi_crg_dev *crg = platform_get_drvdata(pdev); + + of_clk_del_provider(pdev->dev.of_node); + + hisi_clk_unregister_gate(hi3798mv200_gate_clks, + ARRAY_SIZE(hi3798mv200_gate_clks), + crg->clk_data); + hisi_clk_unregister_mux(hi3798mv200_mux_clks, + ARRAY_SIZE(hi3798mv200_mux_clks), + crg->clk_data); + hisi_clk_unregister_fixed_rate(hi3798mv200_fixed_rate_clks, + ARRAY_SIZE(hi3798mv200_fixed_rate_clks), + crg->clk_data); +} + +static const struct hisi_crg_funcs hi3798mv200_crg_funcs = { + .register_clks = hi3798mv200_clk_register, + .unregister_clks = hi3798mv200_clk_unregister, +}; + +/* hi3798MV200 sysctrl CRG */ + +enum hi3798mv200_sysctrl_inner_clk { + HI3798MV200_UART0_MUX = HI3798MV200_SYSCTRL_CLK_COUNT, + + HI3798MV200_SYSCTRL_NR_CLKS +}; + +static const char *const uart0_mux_p[] = { "3m", "75m" }; + +static const char *const mcu_bus_mux_p[] = { "24m", "200m", "6m" }; + +static const struct hisi_mux_clock hi3798mv200_sysctrl_mux_clks[] = { + { HI3798MV200_UART0_MUX, "uart0_mux", uart0_mux_p, ARRAY_SIZE(uart0_mux_p), + CLK_SET_RATE_PARENT, 0x48, 29, 1, 0, mux_table_1bit, }, + { HI3798MV200_MCU_BUS_CLK, "mcu_bus_mux", mcu_bus_mux_p, ARRAY_SIZE(mcu_bus_mux_p), + CLK_SET_RATE_PARENT, 0x0, 0, 2, 0, mux_table_2bit_pattern1, }, +}; + +static const struct hisi_gate_clock hi3798mv200_sysctrl_gate_clks[] = { + { HI3798MV200_MCE_CLK, "clk_mce", "mcu_bus_mux", + CLK_SET_RATE_PARENT, 0x48, 0, 0, }, + { HI3798MV200_IR_CLK, "clk_ir", "clk_osc", + CLK_SET_RATE_PARENT, 0x48, 4, 0, }, + { HI3798MV200_TIMER01_CLK, "clk_timer01", "clk_osc", + CLK_SET_RATE_PARENT, 0x48, 6, 0, }, + { HI3798MV200_UART0_CLK, "clk_uart0", "uart0_mux", + CLK_SET_RATE_PARENT, 0x48, 12, 0, }, +}; + +static struct hisi_clock_data *hi3798mv200_sysctrl_clk_register( + struct platform_device *pdev) +{ + struct hisi_clock_data *clk_data; + int ret; + + clk_data = hisi_clk_alloc(pdev, HI3798MV200_SYSCTRL_NR_CLKS); + if (!clk_data) + return ERR_PTR(-ENOMEM); + + ret = hisi_clk_register_mux(hi3798mv200_sysctrl_mux_clks, + ARRAY_SIZE(hi3798mv200_sysctrl_mux_clks), + clk_data); + if (ret) + return ERR_PTR(ret); + + ret = hisi_clk_register_gate(hi3798mv200_sysctrl_gate_clks, + ARRAY_SIZE(hi3798mv200_sysctrl_gate_clks), + clk_data); + if (ret) + goto unregister_mux; + + ret = of_clk_add_provider(pdev->dev.of_node, + of_clk_src_onecell_get, &clk_data->clk_data); + if (ret) + goto unregister_gate; + + return clk_data; + +unregister_gate: + hisi_clk_unregister_gate(hi3798mv200_sysctrl_gate_clks, + ARRAY_SIZE(hi3798mv200_sysctrl_gate_clks), + clk_data); +unregister_mux: + hisi_clk_unregister_mux(hi3798mv200_sysctrl_mux_clks, + ARRAY_SIZE(hi3798mv200_sysctrl_mux_clks), + clk_data); + return ERR_PTR(ret); +} + +static void hi3798mv200_sysctrl_clk_unregister(struct platform_device *pdev) +{ + struct hisi_crg_dev *crg = platform_get_drvdata(pdev); + + of_clk_del_provider(pdev->dev.of_node); + + hisi_clk_unregister_gate(hi3798mv200_sysctrl_gate_clks, + ARRAY_SIZE(hi3798mv200_sysctrl_gate_clks), + crg->clk_data); + hisi_clk_unregister_mux(hi3798mv200_sysctrl_mux_clks, + ARRAY_SIZE(hi3798mv200_sysctrl_mux_clks), + crg->clk_data); +} + +static const struct hisi_crg_funcs hi3798mv200_sysctrl_funcs = { + .register_clks = hi3798mv200_sysctrl_clk_register, + .unregister_clks = hi3798mv200_sysctrl_clk_unregister, +}; + +static const struct of_device_id hi3798mv200_crg_match_table[] = { + { .compatible = "hisilicon,hi3798mv200-crg", + .data = &hi3798mv200_crg_funcs }, + { .compatible = "hisilicon,hi3798mv200-sysctrl", + .data = &hi3798mv200_sysctrl_funcs }, + { } +}; +MODULE_DEVICE_TABLE(of, hi3798mv200_crg_match_table); + +static int hi3798mv200_crg_probe(struct platform_device *pdev) +{ + struct hisi_crg_dev *crg; + + crg = devm_kmalloc(&pdev->dev, sizeof(*crg), GFP_KERNEL); + if (!crg) + return -ENOMEM; + + crg->funcs = of_device_get_match_data(&pdev->dev); + if (!crg->funcs) + return -ENOENT; + + crg->rstc = hisi_reset_init(pdev); + if (!crg->rstc) + return -ENOMEM; + + crg->clk_data = crg->funcs->register_clks(pdev); + if (IS_ERR(crg->clk_data)) { + hisi_reset_exit(crg->rstc); + return PTR_ERR(crg->clk_data); + } + + platform_set_drvdata(pdev, crg); + return 0; +} + +static int hi3798mv200_crg_remove(struct platform_device *pdev) +{ + struct hisi_crg_dev *crg = platform_get_drvdata(pdev); + + hisi_reset_exit(crg->rstc); + crg->funcs->unregister_clks(pdev); + return 0; +} + +static struct platform_driver hi3798mv200_crg_driver = { + .probe = hi3798mv200_crg_probe, + .remove = hi3798mv200_crg_remove, + .driver = { + .name = "hi3798mv200-crg", + .of_match_table = hi3798mv200_crg_match_table, + }, +}; + +static int __init hi3798mv200_crg_init(void) +{ + return platform_driver_register(&hi3798mv200_crg_driver); +} +core_initcall(hi3798mv200_crg_init); + +static void __exit hi3798mv200_crg_exit(void) +{ + platform_driver_unregister(&hi3798mv200_crg_driver); +} +module_exit(hi3798mv200_crg_exit); + +MODULE_LICENSE("GPL"); +MODULE_DESCRIPTION("HiSilicon Hi3798MV200 CRG Driver");