From patchwork Sat Feb 10 16:28:52 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Luca Weiss X-Patchwork-Id: 199456 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:50ea:b0:106:860b:bbdd with SMTP id r10csp1957223dyd; Sun, 11 Feb 2024 06:46:25 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCV3kgTYWtE7oF2KITOpyDi9hIfan82lqEMolLLN4cIpJptXmb3MNnNr1FDZm/9NZ5P9cMy1lSvl0e0gfbKi9zBTmWHCrA== X-Google-Smtp-Source: AGHT+IFjpC0r9uhOo6Cd8eNBomkVERA+EIPAKNFWxT7LK3CTZHZaA1s/LjYW6q/RQskhZ+phU+tb X-Received: by 2002:a05:6402:1608:b0:560:965b:d7bd with SMTP id f8-20020a056402160800b00560965bd7bdmr2858569edv.35.1707662785379; Sun, 11 Feb 2024 06:46:25 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707662785; cv=pass; d=google.com; s=arc-20160816; b=Q9X7X0QBrHmARYiUTozivQRBMz6hVzwFDgEViuEPkYyVi25JT8oxgi8N0LNKWFInPM kRtogbMrxBVA845tLkj09/lMAVg6hXpliQC5p4XEhsN4m6ACNjcvmwTTJUp8No2SxKO4 4Du9+eKnuYbronbKib/lLo8Tym9fGc0ygt3Ob1jAb6aBVBLWG4ANpc3KJ1DmNv14Ry5p 51c9sugLZOkzCg2GWpQKk1QfkFtheW0zHU45oE8C2sB0mrlaTlSHz8OgHzvQ4e9EfUdx v7tbnJ32gA1th1p799AN2fTKpUALh/7YGRmyGPBgHm3FJPM7q3N7Uqug6zQyZ8TfNtZ5 KySw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:list-unsubscribe:list-subscribe:list-id:precedence :subject:date:from:dkim-signature; bh=r64RtDr7nFqlYe3I0qN+QSdeSpjLoh8pQjGD+/yfUlk=; fh=Peb6KGaX99nhTqFgzbosRsEFGTb3RyvIqzgMeuY/zxI=; b=RYf+OC5Qtw6jaFc+UC+v1qPehjKdiqklEIawpll8/SKxJiTY31KiLlm6qWkh/faYfN i6apXcr0I/j1pu8EZni5T7ClQTyBaG2yZE88hfsqyGKmjFv+VjMDSlD68uUWqUGqBKca X4c5MAgJFw2f10mhTJ9jzkYDpsaE5hfFguctGqffC8f068ua6qpnbSE4megWZb/59nCe LVQFw9vX7Ccb4RDl00Fym+Hr/YGwHIMYElWiHE9eWvwS84Gs5MNDP/YOGBF7w1CR7bG9 Od5KUSOVqG0rbvpv1THWHRNbAqGboFAo6u2S0+ErRtVg+O6nm2A23Gm94stXiQnOXeCp pfQg==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@z3ntu.xyz header.s=s1 header.b=XO7mgdhG; arc=pass (i=1 spf=pass spfdomain=z3ntu.xyz dkim=pass dkdomain=z3ntu.xyz dmarc=pass fromdomain=z3ntu.xyz); spf=pass (google.com: domain of linux-kernel+bounces-60458-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-60458-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=z3ntu.xyz X-Forwarded-Encrypted: i=2; AJvYcCVxkgavnKHeVNFsq0gIvV8HQYY2SOx5X2Q9CFkzex/72Hd9eFJccwGxPJj4Prj7Wi87m2FhQaPMqiLFROz+ujAI1X45wA== Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [2604:1380:4601:e00::3]) by mx.google.com with ESMTPS id c8-20020a056402120800b0055fc1ffcee1si1883947edw.594.2024.02.11.06.46.25 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 11 Feb 2024 06:46:25 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-60458-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3; Authentication-Results: mx.google.com; dkim=pass header.i=@z3ntu.xyz header.s=s1 header.b=XO7mgdhG; arc=pass (i=1 spf=pass spfdomain=z3ntu.xyz dkim=pass dkdomain=z3ntu.xyz dmarc=pass fromdomain=z3ntu.xyz); spf=pass (google.com: domain of linux-kernel+bounces-60458-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-60458-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=z3ntu.xyz Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id E0DAC1F23B54 for ; Sat, 10 Feb 2024 16:30:53 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id CDB1D5CDF5; Sat, 10 Feb 2024 16:30:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=z3ntu.xyz header.i=@z3ntu.xyz header.b="XO7mgdhG" Received: from ahti.lucaweiss.eu (ahti.lucaweiss.eu [128.199.32.197]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AF8465BADF; Sat, 10 Feb 2024 16:29:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=128.199.32.197 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707582598; cv=none; b=Ewf4fU6J4kfStLzNROTSTxYozJf9bWTwun6ZyfTZDqJYkpA38+mcstmJpprhnoxcVnd9A67Syqr9xl+uEyGAlomH01GjEOebFXgkqkNexkkvYnzqfugzkk9wDyo15M6gx8/QRISA6tevb7NGjM7iz2Q8t7il2qM+JtugHoZM+IA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707582598; c=relaxed/simple; bh=CWuSxu3BNt4rhvvLuYo5Pl5HYkk8Bc941D4GLJ2ONTI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=WVScCGzQ5AKws767bY2KQVunKdnaqwJmVuar12Jfun2zh3h2tF2pBLJZKStiEaYHH1NtppKCZvQ/C6l2nqHZfC7uBnQZpOnvL9zK457xmdjIb7cNUEqA9fXXv7Z6zkEo1soQ/dmtfBS/JizmpG6iP7zRU4QQrXwqBLz/FMXJVKw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=z3ntu.xyz; spf=pass smtp.mailfrom=z3ntu.xyz; dkim=pass (1024-bit key) header.d=z3ntu.xyz header.i=@z3ntu.xyz header.b=XO7mgdhG; arc=none smtp.client-ip=128.199.32.197 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=z3ntu.xyz Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=z3ntu.xyz DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=z3ntu.xyz; s=s1; t=1707582593; bh=CWuSxu3BNt4rhvvLuYo5Pl5HYkk8Bc941D4GLJ2ONTI=; h=From:Date:Subject:References:In-Reply-To:To:Cc; b=XO7mgdhG0Z22rmOzW0rZ9F3Ag7WgvbieaJAd/8VODO8yeD8zjOInEvfhDD3yQzNwa gUgHdqXato7QlpReQlqOeaTxyJTTrCQB4t8LjVx3hT8I9knIuAI/h6eyv2P4HWtYXO 0ny2ECGH7G3tnHeXEcKvdyFAHpjXT8V5MCDcKVVQ= From: Luca Weiss Date: Sat, 10 Feb 2024 17:28:52 +0100 Subject: [PATCH v2 1/3] dt-bindings: soc: qcom: qcom,saw2: add msm8226 l2 compatible Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240210-msm8226-cpu-v2-1-5d9cb4c35204@z3ntu.xyz> References: <20240210-msm8226-cpu-v2-0-5d9cb4c35204@z3ntu.xyz> In-Reply-To: <20240210-msm8226-cpu-v2-0-5d9cb4c35204@z3ntu.xyz> To: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=845; i=luca@z3ntu.xyz; h=from:subject:message-id; bh=CWuSxu3BNt4rhvvLuYo5Pl5HYkk8Bc941D4GLJ2ONTI=; b=owEBbQKS/ZANAwAIAXLYQ7idTddWAcsmYgBlx6R+NNryrCojanAnRaA2VvCJ9Qn4W5qNNnpaN Y04yRvxVhWJAjMEAAEIAB0WIQQ5utIvCCzakboVj/py2EO4nU3XVgUCZcekfgAKCRBy2EO4nU3X Vp39D/0VgywKB5gelCM+T9Lfro8pM2rWFaqNAoB5jEGQoSfe1D4oqMAQduEzN64BPUjIeF8pYSe ysIjDVFpExdYZw8HLtXtauqWZHdyltV4IHuqNooXurXM9eQiIJqPvPtbicNEVmQZYrWEWaDUjWM R73o7fGvxNuNDe7H6SXOVEVO6hFA5KZRyw/cjHzngZtGdFvgcMjYSelsMxqTBH7l6Pbzzx3hVbv 9Y/gNifw+a8nszLsK+1zsTDbIu01pdQJUqZA9LIPpLUO9Mt89CyOupk4tQWnLe38p40oz3+0hwd /fNMub+e7g+UJaNs52GN/mnRAM4mOgZomXTsUrbqbmWVtAOOjRg5EWfyJ9H4ePzQj23bOW0Ro+B xT8SExqftJzQijf/k6daoSOriHcgMXFL8AHPIxzMEzCxJ3Q9lH4xjNnZ+nrFxoHkdnKItd/GR5E RAkPpAULobtGlPFfq2TKPLJP9LwruYZYU0alOA1JfnWGKZnKfan5AUG7sOhZEcaBlA3XNxNAWHx 2YcOifey8Aurf7QbQSYN/Q+ghkThK1ppn4xRANldWZ1mgJExPx5I14u7Gp41hwtSqa60OAxOIQv N+qScAVOX8E3X8+bTwyQo9ohQmvdTj+DuQUf2ghwbrNoCo+Wwhf5nUH1LDbauaa0oy1ndDxaimD lezoPITw7p5mCQg== X-Developer-Key: i=luca@z3ntu.xyz; a=openpgp; fpr=BD04DA24C971B8D587B2B8D7FAF69CF6CD2D02CD X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1790605407448314685 X-GMAIL-MSGID: 1790614212739963028 Add the compatible for the SAW2 for L2 cache found on MSM8226. Signed-off-by: Luca Weiss --- Documentation/devicetree/bindings/soc/qcom/qcom,saw2.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,saw2.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,saw2.yaml index f9306f2a6e99..ca4bce817273 100644 --- a/Documentation/devicetree/bindings/soc/qcom/qcom,saw2.yaml +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,saw2.yaml @@ -36,6 +36,7 @@ properties: - qcom,msm8916-saw2-v3.0-cpu - qcom,msm8939-saw2-v3.0-cpu - qcom,msm8226-saw2-v2.1-cpu + - qcom,msm8226-saw2-v2.1-l2 - qcom,msm8960-saw2-cpu - qcom,msm8974-saw2-v2.1-cpu - qcom,msm8974-saw2-v2.1-l2 From patchwork Sat Feb 10 16:28:53 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Luca Weiss X-Patchwork-Id: 199453 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:50ea:b0:106:860b:bbdd with SMTP id r10csp1944208dyd; Sun, 11 Feb 2024 06:15:23 -0800 (PST) X-Google-Smtp-Source: AGHT+IHDQPUEmHrktld4pGtLmDKfNPJSJgKApimoWmNcOkJRNh/unPriGJQHHqq52s4Dr4o03OGi X-Received: by 2002:a05:6871:282:b0:219:4254:f0e7 with SMTP id i2-20020a056871028200b002194254f0e7mr5382243oae.24.1707660922722; Sun, 11 Feb 2024 06:15:22 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707660922; cv=pass; d=google.com; s=arc-20160816; b=gVSJMKna368/S+Gvd+JI1jFJOAH0crzf5hKIjI5HHWfVIdUskr2h5a7YRpI3dlS/as C0W94OPL0X5TPNATdoyglHttz5AqLHtBFRkEvb2zewj/n8zhVWlXvItID3J99L2bs59o zJWxHBmWIIWL3Z5TgvzwswsWlBS80PgZaPiGKiusqm7GoVIIyWFZ+PSSr7bM9AIQGFK7 GZXi4iXH906PUa/4JD+zVsKlocTxNrWolj8NSbwgObBOz6jUOVF1QUXWmBNesnTfs6BT iofreHfAf3MhEExeSPj4/tNNaNyIMAMoNQIPMo40RIFZRtIh9WUiKvFIEjxtlM6uIbQK 56+A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:list-unsubscribe:list-subscribe:list-id:precedence :subject:date:from:dkim-signature; bh=bJvLxpz3U17kM5WvEjoAy64PK2sFe3qs0gLOKr2v+08=; fh=hqdgog9X2zZhxkUwIp9jc8WJJeAFYyLvyMmn978+kp0=; b=UGLugANQcyXu/zf41ZYOBRJMpPc7iIbHWf+78GSYY+hh4OodL2xTlWlXkOrtI0+Jo0 3v73oJAlnEl1GywMGfI4v1KOnQEe1+D8il8uADMzvCkBmCKlQCRTskGrp+EXTWLEVyDa irYiMmx3+O9XMJSQj9P+Py3cJVWxwBg92uiLHkkIBPDzW3MNNLw1Dr/UibaSVYzv4T3C /LekXj08l2JijJ+9Di7EGEd/ZDrcgBvMFjShpUA88e9XXApbpFmi0JHEh8Hxa+e9Q5+0 J0SWGdZiC1cQPKrQYOaJ3gNwlPPuINYJ1YEaPvWMwaxlmfEw2nkaBFMBLcp9FGFAM4Au o4cg==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@z3ntu.xyz header.s=s1 header.b=Zu9gx05P; arc=pass (i=1 spf=pass spfdomain=z3ntu.xyz dkim=pass dkdomain=z3ntu.xyz dmarc=pass fromdomain=z3ntu.xyz); spf=pass (google.com: domain of linux-kernel+bounces-60457-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-60457-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=z3ntu.xyz X-Forwarded-Encrypted: i=2; AJvYcCWy00QCmXSxYBPFbZpGHZZW98S04JwOsFv1opZkbD36/09gFZd6NF3utVBqF0/cVYq+pPhPDW2/BQypTIMJPfs9oexwYA== Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id jr9-20020a0562142a8900b0068cb5e946bfsi6415484qvb.307.2024.02.11.06.15.22 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 11 Feb 2024 06:15:22 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-60457-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@z3ntu.xyz header.s=s1 header.b=Zu9gx05P; arc=pass (i=1 spf=pass spfdomain=z3ntu.xyz dkim=pass dkdomain=z3ntu.xyz dmarc=pass fromdomain=z3ntu.xyz); spf=pass (google.com: domain of linux-kernel+bounces-60457-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-60457-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=z3ntu.xyz Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id B8D2C1C22940 for ; Sat, 10 Feb 2024 16:31:05 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 4E48D5D478; Sat, 10 Feb 2024 16:30:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=z3ntu.xyz header.i=@z3ntu.xyz header.b="Zu9gx05P" Received: from ahti.lucaweiss.eu (ahti.lucaweiss.eu [128.199.32.197]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AF80836AFB; Sat, 10 Feb 2024 16:29:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=128.199.32.197 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707582598; cv=none; b=E10pDihHm116anNt7K2J7qCXU4QfQuT6JyF2NKth4gokOo6x6Ehlral7XqTkI7hSkDpGT4Da1QLPnRIb9TNpTtz/z3Yf6SnYMYkKWoduNvAuBtuBt/16faQFbPY1f/Y01PDnlP6rztECLu6rPBPOI57DDoBu3c/RXJ0q7R0MdUI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707582598; c=relaxed/simple; bh=TPvoF5bnQ58TbHs+9fkmDdCXcoMqMd35IEyCI3+bzJU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=DTQqRaBVuQZ3tQvGQ+koDYMsOTWGVJahuBFdTqZFBCe5M61lMXHEZUH0Xr2wsMGgVAI7FxilgG8ksu3qFaDJxUmanm0EFiISjRd+DNkYkG4IaWHjHZjP0B6Al0E+EfHo96jbXAl190YmDyic4d0wCbmiE2UgE5dGClJQ1B8EO7o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=z3ntu.xyz; spf=pass smtp.mailfrom=z3ntu.xyz; dkim=pass (1024-bit key) header.d=z3ntu.xyz header.i=@z3ntu.xyz header.b=Zu9gx05P; arc=none smtp.client-ip=128.199.32.197 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=z3ntu.xyz Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=z3ntu.xyz DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=z3ntu.xyz; s=s1; t=1707582594; bh=TPvoF5bnQ58TbHs+9fkmDdCXcoMqMd35IEyCI3+bzJU=; h=From:Date:Subject:References:In-Reply-To:To:Cc; b=Zu9gx05Pcgg/LU4G4MaRj06R7YnR5X6ZFKRqyHnQGbvyc1JLhk5v7F0f5+st9n2FT P5lTcwjtVYmi724tjL2MNcFiXTU9d77SdBxQZvHi8tj4TFpbnr9vt7h6jvmOphx9nE okVfvmmJnzeCSQMJBG5KCP2/IWvst3+6TXpykfu0= From: Luca Weiss Date: Sat, 10 Feb 2024 17:28:53 +0100 Subject: [PATCH v2 2/3] ARM: dts: qcom: msm8226: Sort and clean up nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240210-msm8226-cpu-v2-2-5d9cb4c35204@z3ntu.xyz> References: <20240210-msm8226-cpu-v2-0-5d9cb4c35204@z3ntu.xyz> In-Reply-To: <20240210-msm8226-cpu-v2-0-5d9cb4c35204@z3ntu.xyz> To: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss , =?utf-8?q?Matti_?= =?utf-8?q?Lehtim=C3=A4ki?= X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=21372; i=luca@z3ntu.xyz; h=from:subject:message-id; bh=YW/ZUY4zJmIBMcdiJkTe7f8WTCgEoJcDfdppu2LHzGE=; b=owEBbQKS/ZANAwAIAXLYQ7idTddWAcsmYgBlx6R/Rfhkt67tOEgaoSHFL3lrGnsXJS87UX+PX Cy7EYjEspuJAjMEAAEIAB0WIQQ5utIvCCzakboVj/py2EO4nU3XVgUCZcekfwAKCRBy2EO4nU3X VlZ8D/9P15Y2kNu/3BQ5a6NCBhNbxEfg9NxyBY3UamxC5OpAwCRxQ9ZNWSpX4p0clvbDXa8ppNA piEd1eG+bdb+SZMaOXTqQfjssyJvAldCkphyZ+YEqXYsqvSQRb3CHnBCT2x/+iRqIAzfw7Bw+f8 a87FK3kCngJFye27aFlrEeOhAUZyx/HBU7PCaLQLb7pf3LsVeb+hpZseFc+8qumgdD7Ip1LxxWA nwNhgd2ygtyyzL4llygp5ZMuMzpQmtw89NhIxt2N4KYbY7VoMdZHG6GOpmA5BbsaLNF4q6RCSij 6gLetrXtm+/VEVAftt3+rrvqgXXBWTpk3/bDyEZzNDuetnIKOazqwrsbIGqM7ksCIsOd1nsKTg/ 7PvNbhL6prOGG9YSkONnZ+47r4IYl2l4HGCahSizedsFOBxwmAFPx1YaBUFswHcOJ+8aeXDpBM+ HjItQ4WIw+Ti75orVUa/yieykB85SqAPaX41Trw5MZjraUr6WAOfY3qtxjOlZKHQNCN2uS+Y9h2 7HMAb4fu9mJCwdgjlcCwIpWJ++tNOcjM4IJ/53Co6W0ujtghm5zTdB0uhQAs+kufK3i1288e+Gt 5LodHMb0w5vGpx84GvuR6ZNU4ewCAyQZDLZ4N/CaZRQd+kWggAWwvy3FBnFzUwm15qOYeiZ5Zgp 8hy+pW8OkXE13og== X-Developer-Key: i=luca@z3ntu.xyz; a=openpgp; fpr=BD04DA24C971B8D587B2B8D7FAF69CF6CD2D02CD X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1790540316473518560 X-GMAIL-MSGID: 1790612259532349096 From: Matti Lehtimäki Quite a few nodes haven't been sorted correctly by reg, so let's do this now so that future nodes can be added at the correct place. Also at the same time, move the status property last. No functional change intended. Signed-off-by: Matti Lehtimäki [luca: add more text to commit message] Acked-by: Konrad Dybcio Signed-off-by: Luca Weiss --- arch/arm/boot/dts/qcom/qcom-msm8226.dtsi | 660 +++++++++++++++---------------- 1 file changed, 330 insertions(+), 330 deletions(-) diff --git a/arch/arm/boot/dts/qcom/qcom-msm8226.dtsi b/arch/arm/boot/dts/qcom/qcom-msm8226.dtsi index b492c95e5d30..6896318e6612 100644 --- a/arch/arm/boot/dts/qcom/qcom-msm8226.dtsi +++ b/arch/arm/boot/dts/qcom/qcom-msm8226.dtsi @@ -20,11 +20,6 @@ / { chosen { }; - memory@0 { - device_type = "memory"; - reg = <0x0 0x0>; - }; - clocks { xo_board: xo_board { compatible = "fixed-clock"; @@ -47,6 +42,11 @@ scm { }; }; + memory@0 { + device_type = "memory"; + reg = <0x0 0x0>; + }; + pmu { compatible = "arm,cortex-a7-pmu"; interrupts = ; }; + timer@f9020000 { + compatible = "arm,armv7-timer-mem"; + reg = <0xf9020000 0x1000>; + #address-cells = <1>; + #size-cells = <1>; + ranges; + + frame@f9021000 { + frame-number = <0>; + interrupts = , + ; + reg = <0xf9021000 0x1000>, + <0xf9022000 0x1000>; + }; + + frame@f9023000 { + frame-number = <1>; + interrupts = ; + reg = <0xf9023000 0x1000>; + status = "disabled"; + }; + + frame@f9024000 { + frame-number = <2>; + interrupts = ; + reg = <0xf9024000 0x1000>; + status = "disabled"; + }; + + frame@f9025000 { + frame-number = <3>; + interrupts = ; + reg = <0xf9025000 0x1000>; + status = "disabled"; + }; + + frame@f9026000 { + frame-number = <4>; + interrupts = ; + reg = <0xf9026000 0x1000>; + status = "disabled"; + }; + + frame@f9027000 { + frame-number = <5>; + interrupts = ; + reg = <0xf9027000 0x1000>; + status = "disabled"; + }; + + frame@f9028000 { + frame-number = <6>; + interrupts = ; + reg = <0xf9028000 0x1000>; + status = "disabled"; + }; + }; + sdhc_1: mmc@f9824900 { compatible = "qcom,msm8226-sdhci", "qcom,sdhci-msm-v4"; reg = <0xf9824900 0x11c>, <0xf9824000 0x800>; @@ -201,22 +259,6 @@ sdhc_1: mmc@f9824900 { status = "disabled"; }; - sdhc_2: mmc@f98a4900 { - compatible = "qcom,msm8226-sdhci", "qcom,sdhci-msm-v4"; - reg = <0xf98a4900 0x11c>, <0xf98a4000 0x800>; - reg-names = "hc", "core"; - interrupts = , - ; - interrupt-names = "hc_irq", "pwr_irq"; - clocks = <&gcc GCC_SDCC2_AHB_CLK>, - <&gcc GCC_SDCC2_APPS_CLK>, - <&rpmcc RPM_SMD_XO_CLK_SRC>; - clock-names = "iface", "core", "xo"; - pinctrl-names = "default"; - pinctrl-0 = <&sdhc2_default_state>; - status = "disabled"; - }; - sdhc_3: mmc@f9864900 { compatible = "qcom,msm8226-sdhci", "qcom,sdhci-msm-v4"; reg = <0xf9864900 0x11c>, <0xf9864000 0x800>; @@ -233,6 +275,22 @@ sdhc_3: mmc@f9864900 { status = "disabled"; }; + sdhc_2: mmc@f98a4900 { + compatible = "qcom,msm8226-sdhci", "qcom,sdhci-msm-v4"; + reg = <0xf98a4900 0x11c>, <0xf98a4000 0x800>; + reg-names = "hc", "core"; + interrupts = , + ; + interrupt-names = "hc_irq", "pwr_irq"; + clocks = <&gcc GCC_SDCC2_AHB_CLK>, + <&gcc GCC_SDCC2_APPS_CLK>, + <&rpmcc RPM_SMD_XO_CLK_SRC>; + clock-names = "iface", "core", "xo"; + pinctrl-names = "default"; + pinctrl-0 = <&sdhc2_default_state>; + status = "disabled"; + }; + blsp1_uart1: serial@f991d000 { compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm"; reg = <0xf991d000 0x1000>; @@ -272,7 +330,6 @@ blsp1_uart4: serial@f9920000 { }; blsp1_i2c1: i2c@f9923000 { - status = "disabled"; compatible = "qcom,i2c-qup-v2.1.1"; reg = <0xf9923000 0x1000>; interrupts = ; @@ -282,10 +339,10 @@ blsp1_i2c1: i2c@f9923000 { pinctrl-0 = <&blsp1_i2c1_pins>; #address-cells = <1>; #size-cells = <0>; + status = "disabled"; }; blsp1_i2c2: i2c@f9924000 { - status = "disabled"; compatible = "qcom,i2c-qup-v2.1.1"; reg = <0xf9924000 0x1000>; interrupts = ; @@ -295,10 +352,10 @@ blsp1_i2c2: i2c@f9924000 { pinctrl-0 = <&blsp1_i2c2_pins>; #address-cells = <1>; #size-cells = <0>; + status = "disabled"; }; blsp1_i2c3: i2c@f9925000 { - status = "disabled"; compatible = "qcom,i2c-qup-v2.1.1"; reg = <0xf9925000 0x1000>; interrupts = ; @@ -308,10 +365,10 @@ blsp1_i2c3: i2c@f9925000 { pinctrl-0 = <&blsp1_i2c3_pins>; #address-cells = <1>; #size-cells = <0>; + status = "disabled"; }; blsp1_i2c4: i2c@f9926000 { - status = "disabled"; compatible = "qcom,i2c-qup-v2.1.1"; reg = <0xf9926000 0x1000>; interrupts = ; @@ -321,10 +378,10 @@ blsp1_i2c4: i2c@f9926000 { pinctrl-0 = <&blsp1_i2c4_pins>; #address-cells = <1>; #size-cells = <0>; + status = "disabled"; }; blsp1_i2c5: i2c@f9927000 { - status = "disabled"; compatible = "qcom,i2c-qup-v2.1.1"; reg = <0xf9927000 0x1000>; interrupts = ; @@ -334,6 +391,7 @@ blsp1_i2c5: i2c@f9927000 { pinctrl-0 = <&blsp1_i2c5_pins>; #address-cells = <1>; #size-cells = <0>; + status = "disabled"; }; blsp1_i2c6: i2c@f9928000 { @@ -351,33 +409,6 @@ blsp1_i2c6: i2c@f9928000 { status = "disabled"; }; - cci: cci@fda0c000 { - compatible = "qcom,msm8226-cci"; - #address-cells = <1>; - #size-cells = <0>; - reg = <0xfda0c000 0x1000>; - interrupts = ; - clocks = <&mmcc CAMSS_TOP_AHB_CLK>, - <&mmcc CAMSS_CCI_CCI_AHB_CLK>, - <&mmcc CAMSS_CCI_CCI_CLK>; - clock-names = "camss_top_ahb", - "cci_ahb", - "cci"; - - pinctrl-names = "default", "sleep"; - pinctrl-0 = <&cci_default>; - pinctrl-1 = <&cci_sleep>; - - status = "disabled"; - - cci_i2c0: i2c-bus@0 { - reg = <0>; - clock-frequency = <400000>; - #address-cells = <1>; - #size-cells = <0>; - }; - }; - usb: usb@f9a55000 { compatible = "qcom,ci-hdrc"; reg = <0xf9a55000 0x200>, @@ -417,6 +448,18 @@ usb_hs_phy: phy { }; }; + rng@f9bff000 { + compatible = "qcom,prng"; + reg = <0xf9bff000 0x200>; + clocks = <&gcc GCC_PRNG_AHB_CLK>; + clock-names = "core"; + }; + + sram@fc190000 { + compatible = "qcom,msm8226-rpm-stats"; + reg = <0xfc190000 0x10000>; + }; + gcc: clock-controller@fc400000 { compatible = "qcom,gcc-msm8226"; reg = <0xfc400000 0x4000>; @@ -430,146 +473,28 @@ gcc: clock-controller@fc400000 { "sleep_clk"; }; - mmcc: clock-controller@fd8c0000 { - compatible = "qcom,mmcc-msm8226"; - reg = <0xfd8c0000 0x6000>; - #clock-cells = <1>; - #reset-cells = <1>; - #power-domain-cells = <1>; + rpm_msg_ram: sram@fc428000 { + compatible = "qcom,rpm-msg-ram"; + reg = <0xfc428000 0x4000>; - clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>, - <&gcc GCC_MMSS_GPLL0_CLK_SRC>, - <&gcc GPLL0_VOTE>, - <&gcc GPLL1_VOTE>, - <&rpmcc RPM_SMD_GFX3D_CLK_SRC>, - <&mdss_dsi0_phy 1>, - <&mdss_dsi0_phy 0>; - clock-names = "xo", - "mmss_gpll0_vote", - "gpll0_vote", - "gpll1_vote", - "gfx3d_clk_src", - "dsi0pll", - "dsi0pllbyte"; - }; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0xfc428000 0x4000>; - tlmm: pinctrl@fd510000 { - compatible = "qcom,msm8226-pinctrl"; - reg = <0xfd510000 0x4000>; - gpio-controller; - #gpio-cells = <2>; - gpio-ranges = <&tlmm 0 0 117>; - interrupt-controller; - #interrupt-cells = <2>; - interrupts = ; - - blsp1_i2c1_pins: blsp1-i2c1-state { - pins = "gpio2", "gpio3"; - function = "blsp_i2c1"; - drive-strength = <2>; - bias-disable; + apss_master_stats: sram@150 { + reg = <0x150 0x14>; }; - blsp1_i2c2_pins: blsp1-i2c2-state { - pins = "gpio6", "gpio7"; - function = "blsp_i2c2"; - drive-strength = <2>; - bias-disable; + mpss_master_stats: sram@b50 { + reg = <0xb50 0x14>; }; - blsp1_i2c3_pins: blsp1-i2c3-state { - pins = "gpio10", "gpio11"; - function = "blsp_i2c3"; - drive-strength = <2>; - bias-disable; + lpss_master_stats: sram@1550 { + reg = <0x1550 0x14>; }; - blsp1_i2c4_pins: blsp1-i2c4-state { - pins = "gpio14", "gpio15"; - function = "blsp_i2c4"; - drive-strength = <2>; - bias-disable; - }; - - blsp1_i2c5_pins: blsp1-i2c5-state { - pins = "gpio18", "gpio19"; - function = "blsp_i2c5"; - drive-strength = <2>; - bias-disable; - }; - - blsp1_i2c6_pins: blsp1-i2c6-state { - pins = "gpio22", "gpio23"; - function = "blsp_i2c6"; - drive-strength = <2>; - bias-disable; - }; - - cci_default: cci-default-state { - pins = "gpio29", "gpio30"; - function = "cci_i2c0"; - - drive-strength = <2>; - bias-disable; - }; - - cci_sleep: cci-sleep-state { - pins = "gpio29", "gpio30"; - function = "gpio"; - - drive-strength = <2>; - bias-disable; - }; - - sdhc1_default_state: sdhc1-default-state { - clk-pins { - pins = "sdc1_clk"; - drive-strength = <10>; - bias-disable; - }; - - cmd-data-pins { - pins = "sdc1_cmd", "sdc1_data"; - drive-strength = <10>; - bias-pull-up; - }; - }; - - sdhc2_default_state: sdhc2-default-state { - clk-pins { - pins = "sdc2_clk"; - drive-strength = <10>; - bias-disable; - }; - - cmd-data-pins { - pins = "sdc2_cmd", "sdc2_data"; - drive-strength = <10>; - bias-pull-up; - }; - }; - - sdhc3_default_state: sdhc3-default-state { - clk-pins { - pins = "gpio44"; - function = "sdc3"; - drive-strength = <8>; - bias-disable; - }; - - cmd-pins { - pins = "gpio43"; - function = "sdc3"; - drive-strength = <8>; - bias-pull-up; - }; - - data-pins { - pins = "gpio39", "gpio40", "gpio41", "gpio42"; - function = "sdc3"; - drive-strength = <8>; - bias-pull-up; - }; + pronto_master_stats: sram@1f50 { + reg = <0x1f50 0x14>; }; }; @@ -714,170 +639,153 @@ spmi_bus: spmi@fc4cf000 { #interrupt-cells = <4>; }; - rng@f9bff000 { - compatible = "qcom,prng"; - reg = <0xf9bff000 0x200>; - clocks = <&gcc GCC_PRNG_AHB_CLK>; - clock-names = "core"; - }; - - timer@f9020000 { - compatible = "arm,armv7-timer-mem"; - reg = <0xf9020000 0x1000>; - #address-cells = <1>; - #size-cells = <1>; - ranges; - - frame@f9021000 { - frame-number = <0>; - interrupts = , - ; - reg = <0xf9021000 0x1000>, - <0xf9022000 0x1000>; - }; - - frame@f9023000 { - frame-number = <1>; - interrupts = ; - reg = <0xf9023000 0x1000>; - status = "disabled"; - }; - - frame@f9024000 { - frame-number = <2>; - interrupts = ; - reg = <0xf9024000 0x1000>; - status = "disabled"; - }; - - frame@f9025000 { - frame-number = <3>; - interrupts = ; - reg = <0xf9025000 0x1000>; - status = "disabled"; - }; - - frame@f9026000 { - frame-number = <4>; - interrupts = ; - reg = <0xf9026000 0x1000>; - status = "disabled"; - }; - - frame@f9027000 { - frame-number = <5>; - interrupts = ; - reg = <0xf9027000 0x1000>; - status = "disabled"; - }; - - frame@f9028000 { - frame-number = <6>; - interrupts = ; - reg = <0xf9028000 0x1000>; - status = "disabled"; - }; - }; - - sram@fc190000 { - compatible = "qcom,msm8226-rpm-stats"; - reg = <0xfc190000 0x10000>; - }; - - rpm_msg_ram: sram@fc428000 { - compatible = "qcom,rpm-msg-ram"; - reg = <0xfc428000 0x4000>; - - #address-cells = <1>; - #size-cells = <1>; - ranges = <0 0xfc428000 0x4000>; - - apss_master_stats: sram@150 { - reg = <0x150 0x14>; - }; - - mpss_master_stats: sram@b50 { - reg = <0xb50 0x14>; - }; - - lpss_master_stats: sram@1550 { - reg = <0x1550 0x14>; - }; - - pronto_master_stats: sram@1f50 { - reg = <0x1f50 0x14>; - }; - }; - tcsr_mutex: hwlock@fd484000 { compatible = "qcom,msm8226-tcsr-mutex", "qcom,tcsr-mutex"; reg = <0xfd484000 0x1000>; #hwlock-cells = <1>; }; - adsp: remoteproc@fe200000 { - compatible = "qcom,msm8226-adsp-pil"; - reg = <0xfe200000 0x100>; + tlmm: pinctrl@fd510000 { + compatible = "qcom,msm8226-pinctrl"; + reg = <0xfd510000 0x4000>; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&tlmm 0 0 117>; + interrupt-controller; + #interrupt-cells = <2>; + interrupts = ; - interrupts-extended = <&intc GIC_SPI 162 IRQ_TYPE_EDGE_RISING>, - <&adsp_smp2p_in 0 IRQ_TYPE_EDGE_RISING>, - <&adsp_smp2p_in 1 IRQ_TYPE_EDGE_RISING>, - <&adsp_smp2p_in 2 IRQ_TYPE_EDGE_RISING>, - <&adsp_smp2p_in 3 IRQ_TYPE_EDGE_RISING>; - interrupt-names = "wdog", "fatal", "ready", "handover", "stop-ack"; + blsp1_i2c1_pins: blsp1-i2c1-state { + pins = "gpio2", "gpio3"; + function = "blsp_i2c1"; + drive-strength = <2>; + bias-disable; + }; - power-domains = <&rpmpd MSM8226_VDDCX>; - power-domain-names = "cx"; + blsp1_i2c2_pins: blsp1-i2c2-state { + pins = "gpio6", "gpio7"; + function = "blsp_i2c2"; + drive-strength = <2>; + bias-disable; + }; - clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>; - clock-names = "xo"; + blsp1_i2c3_pins: blsp1-i2c3-state { + pins = "gpio10", "gpio11"; + function = "blsp_i2c3"; + drive-strength = <2>; + bias-disable; + }; - memory-region = <&adsp_region>; + blsp1_i2c4_pins: blsp1-i2c4-state { + pins = "gpio14", "gpio15"; + function = "blsp_i2c4"; + drive-strength = <2>; + bias-disable; + }; - qcom,smem-states = <&adsp_smp2p_out 0>; - qcom,smem-state-names = "stop"; + blsp1_i2c5_pins: blsp1-i2c5-state { + pins = "gpio18", "gpio19"; + function = "blsp_i2c5"; + drive-strength = <2>; + bias-disable; + }; - status = "disabled"; + blsp1_i2c6_pins: blsp1-i2c6-state { + pins = "gpio22", "gpio23"; + function = "blsp_i2c6"; + drive-strength = <2>; + bias-disable; + }; - smd-edge { - interrupts = ; + cci_default: cci-default-state { + pins = "gpio29", "gpio30"; + function = "cci_i2c0"; - qcom,ipc = <&apcs 8 8>; - qcom,smd-edge = <1>; + drive-strength = <2>; + bias-disable; + }; - label = "lpass"; + cci_sleep: cci-sleep-state { + pins = "gpio29", "gpio30"; + function = "gpio"; + + drive-strength = <2>; + bias-disable; + }; + + sdhc1_default_state: sdhc1-default-state { + clk-pins { + pins = "sdc1_clk"; + drive-strength = <10>; + bias-disable; + }; + + cmd-data-pins { + pins = "sdc1_cmd", "sdc1_data"; + drive-strength = <10>; + bias-pull-up; + }; + }; + + sdhc2_default_state: sdhc2-default-state { + clk-pins { + pins = "sdc2_clk"; + drive-strength = <10>; + bias-disable; + }; + + cmd-data-pins { + pins = "sdc2_cmd", "sdc2_data"; + drive-strength = <10>; + bias-pull-up; + }; + }; + + sdhc3_default_state: sdhc3-default-state { + clk-pins { + pins = "gpio44"; + function = "sdc3"; + drive-strength = <8>; + bias-disable; + }; + + cmd-pins { + pins = "gpio43"; + function = "sdc3"; + drive-strength = <8>; + bias-pull-up; + }; + + data-pins { + pins = "gpio39", "gpio40", "gpio41", "gpio42"; + function = "sdc3"; + drive-strength = <8>; + bias-pull-up; + }; }; }; - sram@fdd00000 { - compatible = "qcom,msm8226-ocmem"; - reg = <0xfdd00000 0x2000>, - <0xfec00000 0x20000>; - reg-names = "ctrl", "mem"; - ranges = <0 0xfec00000 0x20000>; - clocks = <&rpmcc RPM_SMD_OCMEMGX_CLK>; - clock-names = "core"; + mmcc: clock-controller@fd8c0000 { + compatible = "qcom,mmcc-msm8226"; + reg = <0xfd8c0000 0x6000>; + #clock-cells = <1>; + #reset-cells = <1>; + #power-domain-cells = <1>; - #address-cells = <1>; - #size-cells = <1>; - - gmu_sram: gmu-sram@0 { - reg = <0x0 0x20000>; - }; - }; - - sram@fe805000 { - compatible = "qcom,msm8226-imem", "syscon", "simple-mfd"; - reg = <0xfe805000 0x1000>; - - reboot-mode { - compatible = "syscon-reboot-mode"; - offset = <0x65c>; - - mode-bootloader = <0x77665500>; - mode-normal = <0x77665501>; - mode-recovery = <0x77665502>; - }; + clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>, + <&gcc GCC_MMSS_GPLL0_CLK_SRC>, + <&gcc GPLL0_VOTE>, + <&gcc GPLL1_VOTE>, + <&rpmcc RPM_SMD_GFX3D_CLK_SRC>, + <&mdss_dsi0_phy 1>, + <&mdss_dsi0_phy 0>; + clock-names = "xo", + "mmss_gpll0_vote", + "gpll0_vote", + "gpll1_vote", + "gfx3d_clk_src", + "dsi0pll", + "dsi0pllbyte"; }; mdss: display-subsystem@fd900000 { @@ -1007,6 +915,33 @@ mdss_dsi0_phy: phy@fd922a00 { }; }; + cci: cci@fda0c000 { + compatible = "qcom,msm8226-cci"; + reg = <0xfda0c000 0x1000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + clocks = <&mmcc CAMSS_TOP_AHB_CLK>, + <&mmcc CAMSS_CCI_CCI_AHB_CLK>, + <&mmcc CAMSS_CCI_CCI_CLK>; + clock-names = "camss_top_ahb", + "cci_ahb", + "cci"; + + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&cci_default>; + pinctrl-1 = <&cci_sleep>; + + status = "disabled"; + + cci_i2c0: i2c-bus@0 { + reg = <0>; + clock-frequency = <400000>; + #address-cells = <1>; + #size-cells = <0>; + }; + }; + gpu: adreno@fdb00000 { compatible = "qcom,adreno-305.18", "qcom,adreno"; reg = <0xfdb00000 0x10000>; @@ -1046,6 +981,71 @@ opp-19000000 { }; }; }; + + sram@fdd00000 { + compatible = "qcom,msm8226-ocmem"; + reg = <0xfdd00000 0x2000>, + <0xfec00000 0x20000>; + reg-names = "ctrl", "mem"; + ranges = <0 0xfec00000 0x20000>; + clocks = <&rpmcc RPM_SMD_OCMEMGX_CLK>; + clock-names = "core"; + + #address-cells = <1>; + #size-cells = <1>; + + gmu_sram: gmu-sram@0 { + reg = <0x0 0x20000>; + }; + }; + + adsp: remoteproc@fe200000 { + compatible = "qcom,msm8226-adsp-pil"; + reg = <0xfe200000 0x100>; + + interrupts-extended = <&intc GIC_SPI 162 IRQ_TYPE_EDGE_RISING>, + <&adsp_smp2p_in 0 IRQ_TYPE_EDGE_RISING>, + <&adsp_smp2p_in 1 IRQ_TYPE_EDGE_RISING>, + <&adsp_smp2p_in 2 IRQ_TYPE_EDGE_RISING>, + <&adsp_smp2p_in 3 IRQ_TYPE_EDGE_RISING>; + interrupt-names = "wdog", "fatal", "ready", "handover", "stop-ack"; + + power-domains = <&rpmpd MSM8226_VDDCX>; + power-domain-names = "cx"; + + clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>; + clock-names = "xo"; + + memory-region = <&adsp_region>; + + qcom,smem-states = <&adsp_smp2p_out 0>; + qcom,smem-state-names = "stop"; + + status = "disabled"; + + smd-edge { + interrupts = ; + + qcom,ipc = <&apcs 8 8>; + qcom,smd-edge = <1>; + + label = "lpass"; + }; + }; + + sram@fe805000 { + compatible = "qcom,msm8226-imem", "syscon", "simple-mfd"; + reg = <0xfe805000 0x1000>; + + reboot-mode { + compatible = "syscon-reboot-mode"; + offset = <0x65c>; + + mode-bootloader = <0x77665500>; + mode-normal = <0x77665501>; + mode-recovery = <0x77665502>; + }; + }; }; thermal-zones { From patchwork Sat Feb 10 16:28:54 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Luca Weiss X-Patchwork-Id: 199457 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:50ea:b0:106:860b:bbdd with SMTP id r10csp1957239dyd; Sun, 11 Feb 2024 06:46:26 -0800 (PST) X-Google-Smtp-Source: AGHT+IEBqd4ugFAqRAW/yvF3k+By0b5pQlkquAhI9ZOdFq34/vZFYcOcZhYvUGQt7mESoT67W2kp X-Received: by 2002:a05:6402:1211:b0:55f:e584:221e with SMTP id c17-20020a056402121100b0055fe584221emr2932210edw.29.1707662786493; Sun, 11 Feb 2024 06:46:26 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707662786; cv=pass; d=google.com; s=arc-20160816; b=ZskxsQQ/NFrVs6AWB8zfSZSu4GmV//P/qyOa5bpluj6R7rjXYSyU5hyCllyemWvlp1 lV+l6lD1NSxiSFpDvsI8a/zdV4QC7SosqJsAZy4xMtYCytv1ziw+zBGsKX6RPXCUB/dq xvtysLqMK6nsWsYHo293FHaCvWBwkGItijQQjYPGgHc3AZZHseTY0vkexvNzQwbmuwp7 VLf68bOlzg5xVgncp2mkTB/uMjBQjrMtrkmgboq6ETsE3CWwLYBKIJZESLjWDyFDS3/Y WKBm1wUnIRfnkrAR/H1v7L29awAHnq1EeqtF4LlTic4lYVEm39sG8IUvdj/tf7KtT1el GWSg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:list-unsubscribe:list-subscribe:list-id:precedence :subject:date:from:dkim-signature; bh=cUsUFW6jcGZUFSCL2tep8K9IS+3B7Q4EDpvqnzA08fQ=; fh=gvunPaedXOyw0I1W9zK45eOz7TKzjaH+qc77qXE9Y5w=; b=xiNN8BP+98Qf61WGQo0Vr0hMIEqDn3SdAA2d1GG3zTnFOBFd873YX/Y6/jKeZ+zt+0 yWA834Vys6eQDReNNsKzHmcCcrUXuD6aMa5jdEAxkT5WHC1s1I2fKej+9nVh6XVlWNLM SpVSUelEHaGguXj4x7/J9LLNDqoM4eKeJ5c6TYzD8PILL5Rmemof204vG1cL055ePuxt 9Ft0t2LjhwL2gVQ7lHIB68TzKbAo1QHL6USrHHbMJOrcRLIQXOm2WQCo3cbncRKnklsa jK+kcTcdubAShDI9vJxgKwe1funnSWBaDA2+1VLSDsFP3etgJGRx9IVIfoHngbQ0FtLV AtCw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@z3ntu.xyz header.s=s1 header.b=gKs3L7Qm; arc=pass (i=1 spf=pass spfdomain=z3ntu.xyz dkim=pass dkdomain=z3ntu.xyz dmarc=pass fromdomain=z3ntu.xyz); spf=pass (google.com: domain of linux-kernel+bounces-60456-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-60456-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=z3ntu.xyz X-Forwarded-Encrypted: i=2; AJvYcCUNF99rF8bSCWWXlVvPNkVhhZ1MR76ONh2S0Sg7JYdTbTX7HGxN9GInT6Q5GKMZAReXRRhLVipZ+3gkTsvQtDWKE7t3lw== Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [2604:1380:4601:e00::3]) by mx.google.com with ESMTPS id c8-20020a056402120800b0055fc1ffcee1si1883947edw.594.2024.02.11.06.46.26 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 11 Feb 2024 06:46:26 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-60456-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3; Authentication-Results: mx.google.com; dkim=pass header.i=@z3ntu.xyz header.s=s1 header.b=gKs3L7Qm; arc=pass (i=1 spf=pass spfdomain=z3ntu.xyz dkim=pass dkdomain=z3ntu.xyz dmarc=pass fromdomain=z3ntu.xyz); spf=pass (google.com: domain of linux-kernel+bounces-60456-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-60456-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=z3ntu.xyz Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id EABB51F23BDA for ; Sat, 10 Feb 2024 16:30:55 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 0036D5CDF7; Sat, 10 Feb 2024 16:30:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=z3ntu.xyz header.i=@z3ntu.xyz header.b="gKs3L7Qm" Received: from ahti.lucaweiss.eu (ahti.lucaweiss.eu [128.199.32.197]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4D5CC5C5E8; Sat, 10 Feb 2024 16:29:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=128.199.32.197 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707582598; cv=none; b=QydCBbw6OY9l1DgCrrjMFUtbozQ+47zCdxQ2hIn7+QpEDIEiu/D9NFtkJQbckC5ikI5EHqs0/M+JUNFLjmJgge45dDaITnN+wKpiAhKojOyQFNNimdwD7V/4n5d6hyThF8/vmM26BrAmH16ewgL28CgLWcI27waqb+ADOK8c+nI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707582598; c=relaxed/simple; bh=5m1gQLd7uABOATw03ZDp49YqHmKbWEYL7MaNLQOW2LA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=qlVgu6frVXankVLO2nRsxbpLJMHF+p8WiWVnaTBPn17EVS9L0kCHSDpzcs9S1MUzo9G9ekNEiRvUA03IQxbYjhsXr9Ge6zIExiNymbYRNH+paPRpLvTQmBh6g0pHQoTLmnmFdKYLk21Wzv2uLSam6r+3PRYZj6UA86+FWBoNcL0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=z3ntu.xyz; spf=pass smtp.mailfrom=z3ntu.xyz; dkim=pass (1024-bit key) header.d=z3ntu.xyz header.i=@z3ntu.xyz header.b=gKs3L7Qm; arc=none smtp.client-ip=128.199.32.197 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=z3ntu.xyz Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=z3ntu.xyz DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=z3ntu.xyz; s=s1; t=1707582594; bh=5m1gQLd7uABOATw03ZDp49YqHmKbWEYL7MaNLQOW2LA=; h=From:Date:Subject:References:In-Reply-To:To:Cc; b=gKs3L7Qmb+7nfC+0juPS3NxX8OPbkMP1D5WUHg/M1hikKvFv99yUDMZAvCSQNiKXU IEjTE9gqrNN1XI8ghGS7QsxyP2qdx9WeLhtgpm7Z+p2+ZAO2ChrheTRwl9MbDkbfWj dDqvSNXus4a6a8y824gyFdSq5qEb/MQxTwR3iUNY= From: Luca Weiss Date: Sat, 10 Feb 2024 17:28:54 +0100 Subject: [PATCH v2 3/3] ARM: dts: qcom: msm8226: Add CPU and SAW/ACC nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240210-msm8226-cpu-v2-3-5d9cb4c35204@z3ntu.xyz> References: <20240210-msm8226-cpu-v2-0-5d9cb4c35204@z3ntu.xyz> In-Reply-To: <20240210-msm8226-cpu-v2-0-5d9cb4c35204@z3ntu.xyz> To: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss , Ivaylo Ivanov X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=3425; i=luca@z3ntu.xyz; h=from:subject:message-id; bh=x8JuvX/IKrTAF+OKwnd8Abogn/7OVQEBDL8aa2HYyRY=; b=owEBbQKS/ZANAwAIAXLYQ7idTddWAcsmYgBlx6R/fpwkBk7PqSEx/egA+dhAVruxFjMAYds4P f0Ct/QoFoGJAjMEAAEIAB0WIQQ5utIvCCzakboVj/py2EO4nU3XVgUCZcekfwAKCRBy2EO4nU3X ViIFD/46Yc5EU1w9TpnVZPClDY4W2UGU7l69ASa7I5rIJu+/5OwLnqhlcQ5eQtoyxgcC8eycFqg jmXHq8BvcG8QaTjeGO5UH9+2k6yfUN8uIXUmNjQpL7twM1AKgLc968hJx/2IRzTyftiVpUyC2H6 wVmDeSDCbgfRU7Pk7i9bVeNW8swPpqOdzURQ5vxzFrDQosWxleaJ3d1c47b+oImIggEeyDot9+e 39yVheq9YRPQ9C05WCaJch+U/A12GN4LqkIf6gA/ktY5o7o3sJaL/fY1Ez4SPWVSugzdZ0B3pam Vt7dzS+RML/XJ9Sq16dqt2m4Q7T1tJXs3a/C/NPkbr+vlyIcNV1mDEkksmQrs+0u5KuFQVd7QWS 5r6Xb9OinywMwyKVIL64R5puUZfCmjrL4cvSE6Z/E0orIPBHFq9mHi/eEqXYApu+idwSOzUlX43 buAh3db6rJzXC8FvU3kK6QxIAsIpdJ8pW8aetCdBLombDLIO7WKRHmWTzsHtpTbb+6i6GDMpNmw oMJ1G+Z/DopJlMWHphKxRJgopeI9ydJPo7JcUttJfT7j7gAmFAX9/yTn56NR0M2SATRV5iG0/LH S6C+mFAv6TIevm3xvIg5XvA3l8qQ1ET9J9oH7J39eKwEnHsNhdp5eLqaW796X+hKIBZe+DZGsL0 qFQxYitjx1yoyJQ== X-Developer-Key: i=luca@z3ntu.xyz; a=openpgp; fpr=BD04DA24C971B8D587B2B8D7FAF69CF6CD2D02CD X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1790533478950937832 X-GMAIL-MSGID: 1790614214017798770 From: Ivaylo Ivanov Add CPU and SAW/ACC nodes to enable SMP on MSM8226. Signed-off-by: Ivaylo Ivanov [luca: update some nodes to fix dtbs_check errors, reorder, cleanup] Signed-off-by: Luca Weiss --- arch/arm/boot/dts/qcom/qcom-msm8226.dtsi | 96 ++++++++++++++++++++++++++++++++ 1 file changed, 96 insertions(+) diff --git a/arch/arm/boot/dts/qcom/qcom-msm8226.dtsi b/arch/arm/boot/dts/qcom/qcom-msm8226.dtsi index 6896318e6612..8fae6058bf58 100644 --- a/arch/arm/boot/dts/qcom/qcom-msm8226.dtsi +++ b/arch/arm/boot/dts/qcom/qcom-msm8226.dtsi @@ -34,6 +34,57 @@ sleep_clk: sleep_clk { }; }; + cpus { + #address-cells = <1>; + #size-cells = <0>; + + CPU0: cpu@0 { + compatible = "arm,cortex-a7"; + enable-method = "qcom,msm8226-smp"; + device_type = "cpu"; + reg = <0>; + next-level-cache = <&L2>; + qcom,acc = <&acc0>; + qcom,saw = <&saw0>; + }; + + CPU1: cpu@1 { + compatible = "arm,cortex-a7"; + enable-method = "qcom,msm8226-smp"; + device_type = "cpu"; + reg = <1>; + next-level-cache = <&L2>; + qcom,acc = <&acc1>; + qcom,saw = <&saw1>; + }; + + CPU2: cpu@2 { + compatible = "arm,cortex-a7"; + enable-method = "qcom,msm8226-smp"; + device_type = "cpu"; + reg = <2>; + next-level-cache = <&L2>; + qcom,acc = <&acc2>; + qcom,saw = <&saw2>; + }; + + CPU3: cpu@3 { + compatible = "arm,cortex-a7"; + enable-method = "qcom,msm8226-smp"; + device_type = "cpu"; + reg = <3>; + next-level-cache = <&L2>; + qcom,acc = <&acc3>; + qcom,saw = <&saw3>; + }; + + L2: l2-cache { + compatible = "cache"; + cache-level = <2>; + cache-unified; + }; + }; + firmware { scm { compatible = "qcom,scm-msm8226", "qcom,scm"; @@ -185,6 +236,11 @@ apcs: syscon@f9011000 { reg = <0xf9011000 0x1000>; }; + saw_l2: power-manager@f9012000 { + compatible = "qcom,msm8226-saw2-v2.1-l2", "qcom,saw2"; + reg = <0xf9012000 0x1000>; + }; + timer@f9020000 { compatible = "arm,armv7-timer-mem"; reg = <0xf9020000 0x1000>; @@ -243,6 +299,46 @@ frame@f9028000 { }; }; + acc0: power-manager@f9088000 { + compatible = "qcom,kpss-acc-v2"; + reg = <0xf9088000 0x1000>, <0xf9008000 0x1000>; + }; + + saw0: power-manager@f9089000 { + compatible = "qcom,msm8226-saw2-v2.1-cpu", "qcom,saw2"; + reg = <0xf9089000 0x1000>; + }; + + acc1: power-manager@f9098000 { + compatible = "qcom,kpss-acc-v2"; + reg = <0xf9098000 0x1000>, <0xf9008000 0x1000>; + }; + + saw1: power-manager@f9099000 { + compatible = "qcom,msm8226-saw2-v2.1-cpu", "qcom,saw2"; + reg = <0xf9099000 0x1000>; + }; + + acc2: power-manager@f90a8000 { + compatible = "qcom,kpss-acc-v2"; + reg = <0xf90a8000 0x1000>, <0xf9008000 0x1000>; + }; + + saw2: power-manager@f90a9000 { + compatible = "qcom,msm8226-saw2-v2.1-cpu", "qcom,saw2"; + reg = <0xf90a9000 0x1000>; + }; + + acc3: power-manager@f90b8000 { + compatible = "qcom,kpss-acc-v2"; + reg = <0xf90b8000 0x1000>, <0xf9008000 0x1000>; + }; + + saw3: power-manager@f90b9000 { + compatible = "qcom,msm8226-saw2-v2.1-cpu", "qcom,saw2"; + reg = <0xf90b9000 0x1000>; + }; + sdhc_1: mmc@f9824900 { compatible = "qcom,msm8226-sdhci", "qcom,sdhci-msm-v4"; reg = <0xf9824900 0x11c>, <0xf9824000 0x800>;