From patchwork Tue Nov 15 11:17:10 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Robert Foss X-Patchwork-Id: 20320 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp2656947wru; Tue, 15 Nov 2022 03:21:25 -0800 (PST) X-Google-Smtp-Source: AA0mqf4oevXIkCmAzyZZ246JvuK7vR4r5qrp7gpZbWnjXcFpMuxGbGAd4J+u4+2gc3hIW7HvKKPd X-Received: by 2002:a17:90b:3a8a:b0:20b:c375:575 with SMTP id om10-20020a17090b3a8a00b0020bc3750575mr1694419pjb.174.1668511285524; Tue, 15 Nov 2022 03:21:25 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1668511285; cv=none; d=google.com; s=arc-20160816; b=WKHNzEOvJjETw5VArbKtFbR2TWCxMvTyXK4vScvCuvFWL1gld3zUkbwQILNwIiD60g Q/N+g5MeljyLDVZ4Rv/6bu9eyYoXUOMlbn/bF0xYT2yEi8NkenXpxynp+/cy3t8avNfy MwzqcLy4bFf30nfgRcyTORyMbk/IjsvLNSJBmwhGoUiMIER/Bp5XxlBqfok1w8A4LoVT lp7b4asdDR9S6O7mB5dy5SIelpWqeybXLZxr8ZOs8wpC0YfjdDzSfUlK83foLOzCpWUB 72WWJWm6QV2C2JNVxRnt/+yHGTtJqf6pvoo1I1Ezt5p8dUvA84A+H9qeG16Knto0mrp5 RiyQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=BI4uKN83KwpFv+aZH8WcfU1uC+N8zfagUkvOFMX2f/0=; b=haQhmLCOIua89aKl26zv8J08LJ2loyIHgyQTmtpOtOsITPXrvGpDLbMD6qrcGU+zy6 Ei+BKOl6soHPrL6nGxxH2GAdeY6aw4mdWT+8ATbRHmvDiL51CoqMumkl+5QxcCl7wwiu uz/6Cqz4E1YVcdGrG+ZDa7BOBggOHrdQ4/MonEkvQ0obOSsxm3oN04zNsraJEs/ppy9d QIIfd3jDV72VhPBYLYDjUIf1oST+quhovk2/FA8M8saV90QGp5sqFtmAX8a0/qNntOlH U949JMLw13bQ3y9NicJqvbssUwJgBeOXKe/Dzmwaxsl/q3/6W9clQKVsdUWMWnCG0mEf 034Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=lNtQkWNX; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id y30-20020a63b51e000000b0046b08e9060fsi11658521pge.485.2022.11.15.03.21.11; Tue, 15 Nov 2022 03:21:25 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=lNtQkWNX; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237825AbiKOLSq (ORCPT + 99 others); Tue, 15 Nov 2022 06:18:46 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53898 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237917AbiKOLSH (ORCPT ); Tue, 15 Nov 2022 06:18:07 -0500 Received: from mail-ej1-x629.google.com (mail-ej1-x629.google.com [IPv6:2a00:1450:4864:20::629]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9B41E27DD5 for ; Tue, 15 Nov 2022 03:17:37 -0800 (PST) Received: by mail-ej1-x629.google.com with SMTP id bj12so35119015ejb.13 for ; Tue, 15 Nov 2022 03:17:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=BI4uKN83KwpFv+aZH8WcfU1uC+N8zfagUkvOFMX2f/0=; b=lNtQkWNX3NrQKOEF5Mr4PbuDEt85Gj2gC46wbyDXU7FDD7TXpqfZ38119C3QpLsxRQ KvbRQzcanbZgVZUxau8P64Bi9tkgv4XR+Y5UvMiYWcU5/uNqHMG5R7YUsEMh8fDgxdTD HCptJW/NmulWVCimikzncdb4szFuDH6poqVSwhpcevKNP+xm8abae0Lw2Z3sbpNuFatU fRAVxuq791zKqmsXqxnVFZp0XURICJGnFsQGjdY8cGbHXwqOtu0hJw2AoB9uT2EUfH7G x+zpyboUlcOxf5RcjvEekqFWcLktrXX/g5g9TXk6mQeBAZePhzwdYNTbbYdwBz4DF0a3 xZzQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=BI4uKN83KwpFv+aZH8WcfU1uC+N8zfagUkvOFMX2f/0=; b=lS+O51j1G1rlGMWQowsibpR0JBOCSbuhiyXAEBQEHFBgVFPQZVqlwcE+WVXS7ovBbi KsC3NWQ4fsT755rBQYheqbp7FiMm88HPG4ug443PCFdmI7nU+NhCoO74c7ZhAmSPmBKo 9vx/n+DGB/onq9DCIJPUyQAweHqgmjRZNEQjaGJDpTnVIHxAF4qBmcAKg3P9Y3bhNANf GpLgf5hPR/nV/rTJFb7OPutl/wPcDJR6D8Y6B0QVXFrdMnje/lIdGAwBH1t7tB/FsTrR r3TC0wRY0Vzb31uKQr53XibEMjA+//zRqdu4dYdFP1DyyVHpkE7cQBXxFs40kZyY0mWw bSog== X-Gm-Message-State: ANoB5plfa+qdb4qyh9McIAHSvWb/myDE0aHKJrZyOz4whaHArWJ8OU3V W3vJ1WulpPE1/fWwI1MRiuYw8w== X-Received: by 2002:a17:906:abd7:b0:7ad:b791:1390 with SMTP id kq23-20020a170906abd700b007adb7911390mr13163403ejb.279.1668511056003; Tue, 15 Nov 2022 03:17:36 -0800 (PST) Received: from prec5560.. (freifunk-gw.bsa1-cpe1.syseleven.net. [176.74.57.43]) by smtp.gmail.com with ESMTPSA id eg25-20020a056402289900b00457b5ba968csm5973519edb.27.2022.11.15.03.17.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 15 Nov 2022 03:17:35 -0800 (PST) From: Robert Foss To: robdclark@gmail.com, quic_abhinavk@quicinc.com, dmitry.baryshkov@linaro.org, sean@poorly.run, airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, agross@kernel.org, bjorn.andersson@linaro.org, konrad.dybcio@somainline.org, quic_kalyant@quicinc.com, swboyd@chromium.org, robert.foss@linaro.org, angelogioacchino.delregno@somainline.org, loic.poulain@linaro.org, vkoul@kernel.org, quic_vpolimer@quicinc.com, dianders@chromium.org, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jonathan Marek , vinod.koul@linaro.org, quic_jesszhan@quicinc.com, andersson@kernel.org Subject: [PATCH v2 01/12] dt-bindings: display: msm: Add qcom,sm8350-dpu binding Date: Tue, 15 Nov 2022 12:17:10 +0100 Message-Id: <20221115111721.891404-2-robert.foss@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221115111721.891404-1-robert.foss@linaro.org> References: <20221115111721.891404-1-robert.foss@linaro.org> MIME-Version: 1.0 X-Spam-Status: No, score=1.2 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, RCVD_IN_SBL_CSS,SPF_HELO_NONE,SPF_PASS autolearn=no autolearn_force=no version=3.4.6 X-Spam-Level: * X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1749560889572168880?= X-GMAIL-MSGID: =?utf-8?q?1749560889572168880?= Mobile Display Subsystem (MDSS) encapsulates sub-blocks like DPU display controller, DSI etc. Add YAML schema for DPU device tree bindings Signed-off-by: Robert Foss Reviewed-by: Rob Herring --- .../bindings/display/msm/qcom,sm8350-dpu.yaml | 120 ++++++++++++++++++ 1 file changed, 120 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/msm/qcom,sm8350-dpu.yaml diff --git a/Documentation/devicetree/bindings/display/msm/qcom,sm8350-dpu.yaml b/Documentation/devicetree/bindings/display/msm/qcom,sm8350-dpu.yaml new file mode 100644 index 000000000000..120500395c9a --- /dev/null +++ b/Documentation/devicetree/bindings/display/msm/qcom,sm8350-dpu.yaml @@ -0,0 +1,120 @@ +# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/msm/qcom,sm8350-dpu.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm SM8350 Display DPU + +maintainers: + - Robert Foss + +$ref: /schemas/display/msm/dpu-common.yaml# + +properties: + compatible: + const: qcom,sm8350-dpu + + reg: + items: + - description: Address offset and size for mdp register set + - description: Address offset and size for vbif register set + + reg-names: + items: + - const: mdp + - const: vbif + + clocks: + items: + - description: Display hf axi clock + - description: Display sf axi clock + - description: Display ahb clock + - description: Display lut clock + - description: Display core clock + - description: Display vsync clock + + clock-names: + items: + - const: bus + - const: nrt_bus + - const: iface + - const: lut + - const: core + - const: vsync + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + #include + #include + + display-controller@ae01000 { + compatible = "qcom,sm8350-dpu"; + reg = <0x0ae01000 0x8f000>, + <0x0aeb0000 0x2008>; + reg-names = "mdp", "vbif"; + + clocks = <&gcc GCC_DISP_HF_AXI_CLK>, + <&gcc GCC_DISP_SF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names = "bus", + "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks = <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + assigned-clock-rates = <19200000>; + + operating-points-v2 = <&mdp_opp_table>; + power-domains = <&rpmhpd SM8350_MMCX>; + + interrupt-parent = <&mdss>; + interrupts = <0>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + dpu_intf1_out: endpoint { + remote-endpoint = <&dsi0_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-200000000 { + opp-hz = /bits/ 64 <200000000>; + required-opps = <&rpmhpd_opp_low_svs>; + }; + + opp-300000000 { + opp-hz = /bits/ 64 <300000000>; + required-opps = <&rpmhpd_opp_svs>; + }; + + opp-345000000 { + opp-hz = /bits/ 64 <345000000>; + required-opps = <&rpmhpd_opp_svs_l1>; + }; + + opp-460000000 { + opp-hz = /bits/ 64 <460000000>; + required-opps = <&rpmhpd_opp_nom>; + }; + }; + }; +... From patchwork Tue Nov 15 11:17:11 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Robert Foss X-Patchwork-Id: 20321 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp2657137wru; Tue, 15 Nov 2022 03:21:45 -0800 (PST) X-Google-Smtp-Source: AA0mqf6BnnAoagCx4qU/OloeRq1IcR+X/8KCuysEuFC6ryyetGwgYLNYelB7kDWWM/x/UGQwFnl7 X-Received: by 2002:a17:906:dc1:b0:7ae:6d3e:a02e with SMTP id p1-20020a1709060dc100b007ae6d3ea02emr13015366eji.626.1668511305167; Tue, 15 Nov 2022 03:21:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1668511305; cv=none; d=google.com; s=arc-20160816; b=rdjSjTaw4FDnn/j/aj9Pw8DWWKpne+3MvVaiycI2ih4Xc545/Gy0r+SzXEoPCvIYHF zSw/ui94Ks9yiT91zyZFlA1beGXZbNjNVuvU/eYtoGTEycKx4VLcgrv/YbOc6sLGR2rc zkJtErxogeJkGfGrzhJI7pPCB5z1F4YBddjNkCEADLgs3tiWtKpNqsy0HwzmG/Qpq0uA FpjTYZWuhIBFQPF22UkyS3GJcImuu51YFBcRxANY5KQF1ZXSUobx0kRsktE9QNbtpoPb OvN5dub9T+0i5mzI9r4+DaOOJmRUSjJazZYw3VVG1eP1LSEkye8d+a41KeYwP7JekDhq qTfw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=FkSozsWp9c5t2iKAtING9xKC9KYbh2luRizH7RgckuQ=; b=Vf+JA9JMuL50DoZZCv4TowNVQAp6FTPaT6uo78j78SuMXsLSxg5AACZdRbfSqIXaH4 RT3Nle5DYRHZCpX5wR2Bfm87uScYLBxhI9ymFOVFpHxIZG9QuEQ7SqU5a4SJFihd9dPe hCay5SXd/umEZQj4OX1GNL6M9YmlsUMxauIbnG1xCA5OcD6UB4eHu2nDOnXQQJzvIDwx s0QB0rSvtHyHTqhdzVSDcwmW+CvUpsqDP46RQDeoMrxEwpMccq2YycZdZCacO79R02cr YqH+HAB0lpL3XIjevkX1BCJoyZb3Ed5JKx9QdmihdppoWt2WJaHWlhfJiNxIgoO65DXd OTAA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=mKf7Kx2D; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id u13-20020aa7d88d000000b00460ce6c3a1asi9179807edq.454.2022.11.15.03.21.20; Tue, 15 Nov 2022 03:21:45 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=mKf7Kx2D; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238099AbiKOLS6 (ORCPT + 99 others); Tue, 15 Nov 2022 06:18:58 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54530 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232197AbiKOLSP (ORCPT ); Tue, 15 Nov 2022 06:18:15 -0500 Received: from mail-ej1-x62b.google.com (mail-ej1-x62b.google.com [IPv6:2a00:1450:4864:20::62b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3998228717 for ; Tue, 15 Nov 2022 03:17:45 -0800 (PST) Received: by mail-ej1-x62b.google.com with SMTP id n12so35140146eja.11 for ; Tue, 15 Nov 2022 03:17:45 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=FkSozsWp9c5t2iKAtING9xKC9KYbh2luRizH7RgckuQ=; b=mKf7Kx2D80U1xIKxkMX+ucwIBp9D7wxbgmCj3avk2OyM+5D+Pqqgw+OmPHWacX0joI Dub4Xm7heIpwg4X72v8RrgmaAhbH3wsmkchqYxrLE32YfC+Ihb0Pc9UbqFAx/jKIxi6V oHRHQZFW+/udCRRHdoH7r4uagVM4DbrCzjhgr51jPGzMxXHxkDQHEt8xjKQQu8hiqeKc 6jeKLlGMAxaC5uxzOXSoBxAyMGjg/i+tY1FrGX0fqxm6IQSKi+29EcC2Rn/2wOH7CC6v Sh7QsPQ2kP2imxqvLM36PrLE5f1162csWxuus8YnFRHF9ZnyVVDHya7thr9HoAkq1ZFz H2IA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=FkSozsWp9c5t2iKAtING9xKC9KYbh2luRizH7RgckuQ=; b=WYE+np2SyaMYMtKF0woLhvNvkXCbSBqRlwoRNynQgFN72tia+uxloeVx9Zdth45hpv S9bgq8PmQh1Hq9Xnb7vK5FC6wE+YhmeE2vqjSyeucqPDAZNAH7DDGCSkJmZgS2wnYEDW 0uQKk9CIMt1VT4XrsOac5p2whcJrKilcKPr9o8ww6sZj2aMiyeNkgdjntsIRaUecfkgp /C5kFEZfQ+0p9iz0h083bKNtNrSYBKOD0Q+egcJ6kkqluK+vcfeDerJ88AB4s4dkIJRQ 1TZtHh52CtmW2u0/LwqI8IuFgfbavJHX13OV7TF6zqr5IaU7Z9XOxNTLWC66q+MngQkf 8OgA== X-Gm-Message-State: ANoB5pmQ545UkF3joGiwh2JYnj9s2zlV++ysNSQmqs9Dek0v8BUpBHfw nFlC4ZegwANfoPLFU+b5WDU+1w== X-Received: by 2002:a17:906:71c8:b0:7ae:71d4:37b with SMTP id i8-20020a17090671c800b007ae71d4037bmr13197455ejk.237.1668511063769; Tue, 15 Nov 2022 03:17:43 -0800 (PST) Received: from prec5560.. (freifunk-gw.bsa1-cpe1.syseleven.net. [176.74.57.43]) by smtp.gmail.com with ESMTPSA id eg25-20020a056402289900b00457b5ba968csm5973519edb.27.2022.11.15.03.17.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 15 Nov 2022 03:17:43 -0800 (PST) From: Robert Foss To: robdclark@gmail.com, quic_abhinavk@quicinc.com, dmitry.baryshkov@linaro.org, sean@poorly.run, airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, agross@kernel.org, bjorn.andersson@linaro.org, konrad.dybcio@somainline.org, quic_kalyant@quicinc.com, swboyd@chromium.org, robert.foss@linaro.org, angelogioacchino.delregno@somainline.org, loic.poulain@linaro.org, vkoul@kernel.org, quic_vpolimer@quicinc.com, dianders@chromium.org, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jonathan Marek , vinod.koul@linaro.org, quic_jesszhan@quicinc.com, andersson@kernel.org Subject: [PATCH v2 02/12] dt-bindings: display: msm: Add qcom,sm8350-mdss binding Date: Tue, 15 Nov 2022 12:17:11 +0100 Message-Id: <20221115111721.891404-3-robert.foss@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221115111721.891404-1-robert.foss@linaro.org> References: <20221115111721.891404-1-robert.foss@linaro.org> MIME-Version: 1.0 X-Spam-Status: No, score=1.2 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, RCVD_IN_SBL_CSS,SPF_HELO_NONE,SPF_PASS autolearn=no autolearn_force=no version=3.4.6 X-Spam-Level: * X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1749560909983166509?= X-GMAIL-MSGID: =?utf-8?q?1749560909983166509?= Mobile Display Subsystem (MDSS) encapsulates sub-blocks like DPU display controller, DSI etc. Add YAML schema for MDSS device tree bindings Signed-off-by: Robert Foss --- .../display/msm/qcom,sm8350-mdss.yaml | 240 ++++++++++++++++++ 1 file changed, 240 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/msm/qcom,sm8350-mdss.yaml diff --git a/Documentation/devicetree/bindings/display/msm/qcom,sm8350-mdss.yaml b/Documentation/devicetree/bindings/display/msm/qcom,sm8350-mdss.yaml new file mode 100644 index 000000000000..9a0694853576 --- /dev/null +++ b/Documentation/devicetree/bindings/display/msm/qcom,sm8350-mdss.yaml @@ -0,0 +1,240 @@ +# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/msm/qcom,sm8350-mdss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm SM8350 Display MDSS + +maintainers: + - Robert Foss + +description: + Device tree bindings for MSM Mobile Display Subsystem(MDSS) that encapsulates + sub-blocks like DPU display controller, DSI and DP interfaces etc. Device tree + bindings of MDSS are mentioned for SM8350 target. + +$ref: /schemas/display/msm/mdss-common.yaml# + +properties: + compatible: + items: + - const: qcom,sm8350-mdss + + clocks: + items: + - description: Display AHB clock from gcc + - description: Display hf axi clock + - description: Display sf axi clock + - description: Display core clock + + clock-names: + items: + - const: iface + - const: bus + - const: nrt_bus + - const: core + + iommus: + maxItems: 1 + + interconnects: + maxItems: 2 + + interconnect-names: + maxItems: 2 + +patternProperties: + "^display-controller@[0-9a-f]+$": + type: object + properties: + compatible: + const: qcom,sm8350-dpu + + "^dsi@[0-9a-f]+$": + type: object + properties: + compatible: + const: qcom,mdss-dsi-ctrl + + "^phy@[0-9a-f]+$": + type: object + properties: + compatible: + const: qcom,dsi-phy-5nm-8350 + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + #include + #include + #include + + display-subsystem@ae00000 { + compatible = "qcom,sm8350-mdss"; + reg = <0x0ae00000 0x1000>; + reg-names = "mdss"; + + interconnects = <&mmss_noc MASTER_MDP0 0 &mc_virt SLAVE_EBI1 0>, + <&mmss_noc MASTER_MDP1 0 &mc_virt SLAVE_EBI1 0>; + interconnect-names = "mdp0-mem", "mdp1-mem"; + + power-domains = <&dispcc MDSS_GDSC>; + resets = <&dispcc DISP_CC_MDSS_CORE_BCR>; + + clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&gcc GCC_DISP_SF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>; + clock-names = "iface", "bus", "nrt_bus", "core"; + + iommus = <&apps_smmu 0x820 0x402>; + + interrupts = ; + interrupt-controller; + #interrupt-cells = <1>; + + #address-cells = <1>; + #size-cells = <1>; + ranges; + + display-controller@ae01000 { + compatible = "qcom,sm8350-dpu"; + reg = <0x0ae01000 0x8f000>, + <0x0aeb0000 0x2008>; + reg-names = "mdp", "vbif"; + + clocks = <&gcc GCC_DISP_HF_AXI_CLK>, + <&gcc GCC_DISP_SF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names = "bus", + "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks = <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + assigned-clock-rates = <19200000>; + + operating-points-v2 = <&mdp_opp_table>; + power-domains = <&rpmhpd SM8350_MMCX>; + + interrupt-parent = <&mdss>; + interrupts = <0>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + dpu_intf1_out: endpoint { + remote-endpoint = <&dsi0_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-200000000 { + opp-hz = /bits/ 64 <200000000>; + required-opps = <&rpmhpd_opp_low_svs>; + }; + + opp-300000000 { + opp-hz = /bits/ 64 <300000000>; + required-opps = <&rpmhpd_opp_svs>; + }; + + opp-345000000 { + opp-hz = /bits/ 64 <345000000>; + required-opps = <&rpmhpd_opp_svs_l1>; + }; + + opp-460000000 { + opp-hz = /bits/ 64 <460000000>; + required-opps = <&rpmhpd_opp_nom>; + }; + }; + }; + + dsi0: dsi@ae94000 { + compatible = "qcom,mdss-dsi-ctrl"; + reg = <0x0ae94000 0x400>; + reg-names = "dsi_ctrl"; + + interrupt-parent = <&mdss>; + interrupts = <4>; + + clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK>, + <&dispcc DISP_CC_MDSS_BYTE0_INTF_CLK>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK>, + <&dispcc DISP_CC_MDSS_ESC0_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>; + clock-names = "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus"; + + assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>; + assigned-clock-parents = <&dsi0_phy 0>, + <&dsi0_phy 1>; + + operating-points-v2 = <&dsi_opp_table>; + power-domains = <&rpmhpd SM8350_MMCX>; + + phys = <&dsi0_phy>; + phy-names = "dsi"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + dsi0_in: endpoint { + remote-endpoint = <&dpu_intf1_out>; + }; + }; + + port@1 { + reg = <1>; + dsi0_out: endpoint { + }; + }; + }; + }; + + dsi0_phy: phy@ae94400 { + compatible = "qcom,dsi-phy-5nm-8350"; + reg = <0x0ae94400 0x200>, + <0x0ae94600 0x280>, + <0x0ae94900 0x260>; + reg-names = "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + #clock-cells = <1>; + #phy-cells = <0>; + + clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names = "iface", "ref"; + + vdds-supply = <&vreg_l5b_0p88>; + }; + }; +... From patchwork Tue Nov 15 11:17:12 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Robert Foss X-Patchwork-Id: 20322 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp2657183wru; Tue, 15 Nov 2022 03:21:52 -0800 (PST) X-Google-Smtp-Source: AA0mqf4ktwPjl222QCJf5BkB+szWKBSduotVe0tB7UUTh2fqf21+u+1N1TYe0ggWOXlSVN2SorhA X-Received: by 2002:aa7:d785:0:b0:462:2e27:3bf2 with SMTP id s5-20020aa7d785000000b004622e273bf2mr14697761edq.13.1668511312018; Tue, 15 Nov 2022 03:21:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1668511312; cv=none; d=google.com; s=arc-20160816; b=HZ/s8RAQLir2J/GATTa9LQ+0lxJJJEjDbRB5ZeJRmKHAiDiKuPwcob1kM4h8i5L2Aa VHNwTnYazufujHu0EcehEZgn6AkEnUsnQ7w167CnE7TrLg/fExuQw68HP/tytr1OFM4V R1QH3J4TLiBUTWNA02QCmB022WV1CPGhDo8SByoofDE5wRffAApMWSTVMt3fTXsBXBWv C87B2oQJlZCeOYiDQZZyTfvaIJX+3+Kg20OvFVxEUTlACP5W0IYy7tMcwLbRxbty7230 MxMzpZ72/S2NaNMYTOYN65GRuKnw3jsEC1aXlLllcn9n4JeeqNqGl/kkhiavXsPhO4GQ 3LIw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=hrGveRHtb758Cq8dNpj5YeNPoOq0dxmeWZsx/PFkuqU=; b=WaUeFtFgxO41s42FhX/2+ynFM+k8RKnPlaQaEDCfPCvEBKW0NyGODui9myl3JpxC9u yXNfRQWMULAl3UjDdYjRWqFr4hT8T/EJvO32TLzAmkLHJFc8y3dpSueszo94rR7Pt3gE Ye/NawH1vPpEuoDA0wuwgpOuUR0yTEcXYsuqTyKsO3LDE+dlKrupPf2iiRVi1hHTibxo JpQUpIH0LaeudBsjLsTBLXDGDUSSwbbwONPyYOxlVZLLUn4DCr5HSBZ9TJxKcUZfpFmx PNDOE2V7foax52uufL/4EwIvJdMvDZpopmckKi/cYfFQ2TVXrx+VZ4YItwFRU72jjuyV ALag== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wPIr2QyM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id a16-20020aa7cf10000000b00457e6752422si9166419edy.189.2022.11.15.03.21.28; Tue, 15 Nov 2022 03:21:51 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wPIr2QyM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230125AbiKOLTE (ORCPT + 99 others); Tue, 15 Nov 2022 06:19:04 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55366 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238036AbiKOLSP (ORCPT ); Tue, 15 Nov 2022 06:18:15 -0500 Received: from mail-ed1-x52c.google.com (mail-ed1-x52c.google.com [IPv6:2a00:1450:4864:20::52c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 69C2D286C4 for ; Tue, 15 Nov 2022 03:17:47 -0800 (PST) Received: by mail-ed1-x52c.google.com with SMTP id v17so21375646edc.8 for ; Tue, 15 Nov 2022 03:17:47 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=hrGveRHtb758Cq8dNpj5YeNPoOq0dxmeWZsx/PFkuqU=; b=wPIr2QyM4TXPHxrBhk86NI7MLxmXhxV5fy1U8mplxl2k9kUPlNoatw8IkmpXjiF37n Azcs0Z6Du0JONg81MSZ3MVxtXek5uDq5mX0MpGDVPt+WdGu3smpVIoxp5xzRFKQ9gFWP bzAoMXm+B3dOgDTFeltMu/dStKrvH2014zbEDSlIoXeQgKk6jHJixKSCBLvX9HLsTMko B3MKnL5ZbtyOXiwzNHvoGGDH2Z8qq/gpcuQqXz6b/UJEp/eCsZMzpTynJa06FsiLK6J2 vELCmCPNkM5icGYA3Uoq8uXyJCDwM2cC1ZlPIP+GTxu2BnPWr5qwmuiQJluN9EDkU0tO d1Rg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=hrGveRHtb758Cq8dNpj5YeNPoOq0dxmeWZsx/PFkuqU=; b=pc/vPAfO0I1LiFtwGZhUYVWOFybkhwuDjG8Q5h8Q+hZun/qJ/QPOzKNzAMuZQ6Tazt etMtpXF/DZR0O2Z4i0Vd2kqMcUvEAmKk8xxVamQffjhfFDnZwYJLHLyfuuwc0YYp6yLB uS0ZBi8PMt1FSr8DlQbR9EnQoyD8MkKe6uO610F2JVy3EgPjs2qla8WallNH1YYs1c2H HesfO887anFhK3f+hRCpPGEe5vEGvbxPkWyjGpxFY0Dc2zzikADuj6BWfQAmdbR/BTSw R4q/SgdNh2Og0pcGmTDhbv02NzDBLPAC3/GJnuFZsaFFf59e1s8yE33iESNYPYOH3hgD zh2g== X-Gm-Message-State: ANoB5plkPufcrgaMyJgugDpWmjwg4sK136DdcblZeYoUskzK/oWu5drL x5iXdGDAMWIxRFcBgGIjQmRuHA== X-Received: by 2002:a05:6402:1141:b0:467:3ea2:3ec4 with SMTP id g1-20020a056402114100b004673ea23ec4mr14673116edw.351.1668511065973; Tue, 15 Nov 2022 03:17:45 -0800 (PST) Received: from prec5560.. (freifunk-gw.bsa1-cpe1.syseleven.net. [176.74.57.43]) by smtp.gmail.com with ESMTPSA id eg25-20020a056402289900b00457b5ba968csm5973519edb.27.2022.11.15.03.17.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 15 Nov 2022 03:17:45 -0800 (PST) From: Robert Foss To: robdclark@gmail.com, quic_abhinavk@quicinc.com, dmitry.baryshkov@linaro.org, sean@poorly.run, airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, agross@kernel.org, bjorn.andersson@linaro.org, konrad.dybcio@somainline.org, quic_kalyant@quicinc.com, swboyd@chromium.org, robert.foss@linaro.org, angelogioacchino.delregno@somainline.org, loic.poulain@linaro.org, vkoul@kernel.org, quic_vpolimer@quicinc.com, dianders@chromium.org, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jonathan Marek , vinod.koul@linaro.org, quic_jesszhan@quicinc.com, andersson@kernel.org Subject: [PATCH v2 03/12] drm/msm/dpu: Refactor sc7280_pp location Date: Tue, 15 Nov 2022 12:17:12 +0100 Message-Id: <20221115111721.891404-4-robert.foss@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221115111721.891404-1-robert.foss@linaro.org> References: <20221115111721.891404-1-robert.foss@linaro.org> MIME-Version: 1.0 X-Spam-Status: No, score=1.2 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, RCVD_IN_SBL_CSS,SPF_HELO_NONE,SPF_PASS autolearn=no autolearn_force=no version=3.4.6 X-Spam-Level: * X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1749560917433389038?= X-GMAIL-MSGID: =?utf-8?q?1749560917433389038?= The sc7280_pp declaration is not located by the other _pp declarations, but rather hidden around the _merge_3d declarations. Let's fix this to avoid confusion. Signed-off-by: Robert Foss Reviewed-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 14 +++++++------- 1 file changed, 7 insertions(+), 7 deletions(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c index 4dac90ee5b8a..8f2d634f7b6b 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c @@ -1294,6 +1294,13 @@ static const struct dpu_pingpong_cfg sm8150_pp[] = { -1), }; +static const struct dpu_pingpong_cfg sc7280_pp[] = { + PP_BLK("pingpong_0", PINGPONG_0, 0x59000, 0, sc7280_pp_sblk, -1, -1), + PP_BLK("pingpong_1", PINGPONG_1, 0x6a000, 0, sc7280_pp_sblk, -1, -1), + PP_BLK("pingpong_2", PINGPONG_2, 0x6b000, 0, sc7280_pp_sblk, -1, -1), + PP_BLK("pingpong_3", PINGPONG_3, 0x6c000, 0, sc7280_pp_sblk, -1, -1), +}; + static struct dpu_pingpong_cfg qcm2290_pp[] = { PP_BLK("pingpong_0", PINGPONG_0, 0x70000, 0, sdm845_pp_sblk, DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 8), @@ -1352,13 +1359,6 @@ static const struct dpu_merge_3d_cfg sm8450_merge_3d[] = { MERGE_3D_BLK("merge_3d_3", MERGE_3D_3, 0x65f00), }; -static const struct dpu_pingpong_cfg sc7280_pp[] = { - PP_BLK("pingpong_0", PINGPONG_0, 0x59000, 0, sc7280_pp_sblk, -1, -1), - PP_BLK("pingpong_1", PINGPONG_1, 0x6a000, 0, sc7280_pp_sblk, -1, -1), - PP_BLK("pingpong_2", PINGPONG_2, 0x6b000, 0, sc7280_pp_sblk, -1, -1), - PP_BLK("pingpong_3", PINGPONG_3, 0x6c000, 0, sc7280_pp_sblk, -1, -1), -}; - /************************************************************* * DSC sub blocks config *************************************************************/