From patchwork Wed Jan 24 10:00:17 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dharma Balasubiramani X-Patchwork-Id: 191459 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:2553:b0:103:945f:af90 with SMTP id p19csp884333dyi; Wed, 24 Jan 2024 02:01:58 -0800 (PST) X-Google-Smtp-Source: AGHT+IE3iWBzjc0atkWxYs/aqBZTf7TekLnd1B+OE84GMMzU0aRxjB7ubQa9ZJyPAUQtOUZEmynZ X-Received: by 2002:a05:6512:23a9:b0:50e:d202:601d with SMTP id c41-20020a05651223a900b0050ed202601dmr4173208lfv.73.1706090518343; Wed, 24 Jan 2024 02:01:58 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1706090518; cv=pass; d=google.com; s=arc-20160816; b=revz0Yh0R2zG5otYM6DovnP0aXAQJ1FL/VzC5Edm7bLO2lOoXsmUtxt0ZuIq+mGeQt Nr4ypzXUmLHaYcziyFgf1rDcS3Cry69fFb+kdU7QJrQkgKtgBrvwbhtjVYBiwe9J7DOL tixE3XadZOECK30nscfW51JWpsP5xyqSglohcv4zzEsnSxHa/oTAVT8pvKfmxh2uO5JH WM/dYHX6js0HWpNEZ6PIgMRiuMO4Wc0MSsAZ7i87Iam/G8OYpuRE4xaaoj5jfqMV1rYl xGFm7GLpvmC1UP/mNOZExyoQ/65hjbIEdWJ/qw9T8rMosyMTgvcr+gqZlI8t/nixRI7D ejLQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=W/gzKmiRKB0L3awZIT4qVOQfnQWDwXDpHe7zZsaT/Xo=; fh=9cDuyv/ey+sB27DsOJniAhB4tstbmI9RK35MY8bd5X0=; b=VOqrpcne6st66LFal2IjQWWIcrOh3PH4g+IRfa0wuMDePpCdHRO2IERfIqML8gEh0l 9zZgi0XCAdT2qLFCdGoFv+d9PBX/FfvcALbQeD3nRyDIcxSOlVTCJMDYHJvFXp+xYmwZ tE//OAOeIk+MqHLbeXAsPsCTyaniy+5exfi3NwndZNgiI+Q9l6twuJHEb8zFfKenltY2 2PGtIKu9FDkuCXblMXcj+agVN9yv+Ej9zb2PoMv5u9UTEiXe8qu6Qq5K/nk6QcBz6k4L Cbu1bpHCzQWAUcxzXneSN8MlLelzQ4/f2LeaBWy2kv8fxQB3pl8FFIKsMP/pX3+f5nch y5gg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=EEJZGKkn; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-36764-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-36764-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [2604:1380:4601:e00::3]) by mx.google.com with ESMTPS id u26-20020a50d51a000000b00559c667599bsi8117387edi.84.2024.01.24.02.01.58 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 24 Jan 2024 02:01:58 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-36764-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=EEJZGKkn; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-36764-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-36764-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 9F9DB1F2B229 for ; Wed, 24 Jan 2024 10:01:47 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id E16CB1864D; Wed, 24 Jan 2024 10:01:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="EEJZGKkn" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9E850182B3; Wed, 24 Jan 2024 10:01:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.154.123 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706090479; cv=none; b=WCkRYnW3mqFqQUXE/PTzFb4bcWrRm8BrdkUm/Zg5roJT5WSF93TAaddP3o9GHLaYhwTbMRpTc0YXKqyRfIrc4oC8mvdxWdeXbDrxS0hfS/G+gnGSB5JYSneMDghdOZhBIvtIG5H/XLLsnLKA0I8t6fBm3CQNIWrajwOAtMZOqAI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706090479; c=relaxed/simple; bh=jIDWduTFtYpC86U78bFtNesGnbEIBT3A8nSw6gzET7E=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Wd7rtGqup2J/9d5Sb4bGAr8WOt9FaZ9nR5OtpHdELquvUHEwFe1X1tx8eGrkVu1XkMnHZx2YLfK0ibFEfU/nFhC/REbh/AwsG/uoSOgwQxomuszIw96k+aXAnU/ABom1vH8sKzoTCU8fwfRk8Ms1ZGEW0rKz+LlRazPAm47q9L8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=EEJZGKkn; arc=none smtp.client-ip=68.232.154.123 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1706090477; x=1737626477; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=jIDWduTFtYpC86U78bFtNesGnbEIBT3A8nSw6gzET7E=; b=EEJZGKknA3+zuM7GuLmI3QeYssCcy0OPtKd6t+OTeyUaFXcZ5Hrvfb3z tlLsEFtb0v7CfLSkuIDl+mGqyL33yxf2QOf70X/Fjy2rK4WdwWL2aERKY dz78mdtcWD4spCAyLADPU7FgLIC9Q6t6ZSlZD+Wpr/Izygd2UIvAyJJxl ZjEErkvMNqtYkC60XN0cfvyjHLPv0zx4T8/Turq1PMTSyiS3Bnl8OeDbV ebhsAaLRiq2yDZs12Zz2NLf6a1rjGYI8+KKjhX7za267gZhhv8rED824j /A2IPqDclqS40CcaJLzUQbDXVP4uGOyNaWZk7iiCbcsN5wfGMuZSB+0Jy A==; X-CSE-ConnectionGUID: 1QMie5Z5QlKTBJNwgsTZyw== X-CSE-MsgGUID: eAkncTxtS1W+qHNgpZjXtg== X-IronPort-AV: E=Sophos;i="6.05,216,1701154800"; d="scan'208";a="15213686" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa4.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 24 Jan 2024 03:01:09 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Wed, 24 Jan 2024 03:00:39 -0700 Received: from che-lt-i70843lx.microchip.com (10.10.85.11) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Wed, 24 Jan 2024 03:00:31 -0700 From: Dharma Balasubiramani To: , , , , , , , , , , , , , , , , , , , , CC: Dharma Balasubiramani Subject: [PATCH v4 1/3] dt-bindings: display: convert Atmel's HLCDC to DT schema Date: Wed, 24 Jan 2024 15:30:17 +0530 Message-ID: <20240124100019.290120-2-dharma.b@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240124100019.290120-1-dharma.b@microchip.com> References: <20240124100019.290120-1-dharma.b@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1788965571343002294 X-GMAIL-MSGID: 1788965571343002294 Convert the existing DT binding to DT schema of the Atmel's HLCDC display controller. Signed-off-by: Dharma Balasubiramani --- changelog v3 -> v4 - Add bus-width property to have one complete example. v2 -> v3 - Remove '|' in description, as there is no formatting to preserve. - Ref video-interfaces as endpoint. - Remove ref and description for bus-width. - Add new line before the child node in example. - Remove 'example 2', as it is not required for just one additional property. v1 -> v2 - Remove the explicit copyrights. - Modify filename like compatible. - Modify title (drop words like binding/driver). - Modify description actually describing the hardware and not the driver. - Remove pinctrl properties which aren't required. - Ref endpoint and not endpoint-base. - Drop redundant info about bus-width description and add ref to video-interfaces. - Move 'additionalProperties' after 'Required'. - Drop parent node and it's other sub-device node which are not related here. - Add compatible to example 2 and add comments that bus-width is the diff between two examples. --- .../atmel/atmel,hlcdc-display-controller.yaml | 85 +++++++++++++++++++ .../bindings/display/atmel/hlcdc-dc.txt | 75 ---------------- 2 files changed, 85 insertions(+), 75 deletions(-) create mode 100644 Documentation/devicetree/bindings/display/atmel/atmel,hlcdc-display-controller.yaml delete mode 100644 Documentation/devicetree/bindings/display/atmel/hlcdc-dc.txt diff --git a/Documentation/devicetree/bindings/display/atmel/atmel,hlcdc-display-controller.yaml b/Documentation/devicetree/bindings/display/atmel/atmel,hlcdc-display-controller.yaml new file mode 100644 index 000000000000..e59d16dce652 --- /dev/null +++ b/Documentation/devicetree/bindings/display/atmel/atmel,hlcdc-display-controller.yaml @@ -0,0 +1,85 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/atmel/atmel,hlcdc-display-controller.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Atmel's High LCD Controller (HLCDC) + +maintainers: + - Nicolas Ferre + - Alexandre Belloni + - Claudiu Beznea + +description: + The LCD Controller (LCDC) consists of logic for transferring LCD image + data from an external display buffer to a TFT LCD panel. The LCDC has one + display input buffer per layer that fetches pixels through the single bus + host interface and a look-up table to allow palletized display + configurations. + +properties: + compatible: + const: atmel,hlcdc-display-controller + + '#address-cells': + const: 1 + + '#size-cells': + const: 0 + + port@0: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: + Output endpoint of the controller, connecting the LCD panel signals. + + properties: + '#address-cells': + const: 1 + + '#size-cells': + const: 0 + + reg: + maxItems: 1 + + endpoint: + $ref: /schemas/media/video-interfaces.yaml# + unevaluatedProperties: false + description: + Endpoint connecting the LCD panel signals. + + properties: + bus-width: + enum: [ 12, 16, 18, 24 ] + +required: + - '#address-cells' + - '#size-cells' + - compatible + - port@0 + +additionalProperties: false + +examples: + - | + display-controller { + compatible = "atmel,hlcdc-display-controller"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_lcd_base &pinctrl_lcd_rgb565>; + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0>; + + hlcdc_panel_output: endpoint@0 { + reg = <0>; + bus-width = <16>; + remote-endpoint = <&panel_input>; + }; + }; + }; diff --git a/Documentation/devicetree/bindings/display/atmel/hlcdc-dc.txt b/Documentation/devicetree/bindings/display/atmel/hlcdc-dc.txt deleted file mode 100644 index 923aea25344c..000000000000 --- a/Documentation/devicetree/bindings/display/atmel/hlcdc-dc.txt +++ /dev/null @@ -1,75 +0,0 @@ -Device-Tree bindings for Atmel's HLCDC (High LCD Controller) DRM driver - -The Atmel HLCDC Display Controller is subdevice of the HLCDC MFD device. -See ../../mfd/atmel-hlcdc.txt for more details. - -Required properties: - - compatible: value should be "atmel,hlcdc-display-controller" - - pinctrl-names: the pin control state names. Should contain "default". - - pinctrl-0: should contain the default pinctrl states. - - #address-cells: should be set to 1. - - #size-cells: should be set to 0. - -Required children nodes: - Children nodes are encoding available output ports and their connections - to external devices using the OF graph representation (see ../graph.txt). - At least one port node is required. - -Optional properties in grandchild nodes: - Any endpoint grandchild node may specify a desired video interface - according to ../../media/video-interfaces.txt, specifically - - bus-width: recognized values are <12>, <16>, <18> and <24>, and - override any output mode selection heuristic, forcing "rgb444", - "rgb565", "rgb666" and "rgb888" respectively. - -Example: - - hlcdc: hlcdc@f0030000 { - compatible = "atmel,sama5d3-hlcdc"; - reg = <0xf0030000 0x2000>; - interrupts = <36 IRQ_TYPE_LEVEL_HIGH 0>; - clocks = <&lcdc_clk>, <&lcdck>, <&clk32k>; - clock-names = "periph_clk","sys_clk", "slow_clk"; - - hlcdc-display-controller { - compatible = "atmel,hlcdc-display-controller"; - pinctrl-names = "default"; - pinctrl-0 = <&pinctrl_lcd_base &pinctrl_lcd_rgb888>; - #address-cells = <1>; - #size-cells = <0>; - - port@0 { - #address-cells = <1>; - #size-cells = <0>; - reg = <0>; - - hlcdc_panel_output: endpoint@0 { - reg = <0>; - remote-endpoint = <&panel_input>; - }; - }; - }; - - hlcdc_pwm: hlcdc-pwm { - compatible = "atmel,hlcdc-pwm"; - pinctrl-names = "default"; - pinctrl-0 = <&pinctrl_lcd_pwm>; - #pwm-cells = <3>; - }; - }; - -Example 2: With a video interface override to force rgb565; as above -but with these changes/additions: - - &hlcdc { - hlcdc-display-controller { - pinctrl-names = "default"; - pinctrl-0 = <&pinctrl_lcd_base &pinctrl_lcd_rgb565>; - - port@0 { - hlcdc_panel_output: endpoint@0 { - bus-width = <16>; - }; - }; - }; - }; From patchwork Wed Jan 24 10:00:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dharma Balasubiramani X-Patchwork-Id: 191458 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:2553:b0:103:945f:af90 with SMTP id p19csp884313dyi; Wed, 24 Jan 2024 02:01:56 -0800 (PST) X-Google-Smtp-Source: AGHT+IE5MF5XgxVKWy56YLSBK7Qx4k3XRJpCDxQkiEXkSwpgoveib9CVQDg+3/5JCUWp1xqudYlv X-Received: by 2002:a05:6214:19cc:b0:684:d5cb:33fa with SMTP id j12-20020a05621419cc00b00684d5cb33famr2332319qvc.120.1706090516155; Wed, 24 Jan 2024 02:01:56 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1706090516; cv=pass; d=google.com; s=arc-20160816; b=ZLrE7G0hBU7qbJEDNoabDuLNRvKTFwSzR4YmhxBPJUgcXOfcThs4d3EWVK3TfHVJMY /uX0KXQvamsZ1c5hI3zpGxh6CdHekxylhuWjvobCcyk2npg7kJ3XDMu25XbqofQDUlXa ur5PWJH/B1FfWtJO1in78EFnPFdOxhGu8UXTcUGRDugu8Y5lgn7C7BRojQTVwR2PcX0s 5551pH+K+YocpoF/oJjxt/MRhHmuXCd4TYh+8bIvj0ESIwuNQb9rnkLTyMAGOmAPwvqD yw/NC7DEPNqoqfP/6H8A8KZ6Buf4086A2HhRRUPM6ns/AJspbkbEPzynJrsgoLOvx3ua Ct9A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=FHQMGkcOBkFs4JxFzhtHJAoe0zg+8k+dCATWCD4HmmA=; fh=509Q2VBOOfvCNR+suEQPrOFr7uGU2hTlSqn4XyrqQHk=; b=K9hwcliZehJMmaVjNR+fJHIgsm1hmaaUW4dJLwGaw+la60j+crnNNzmKqhndNsutkW 3G7fDQ/RIv48YPhavortthpQIkDUYegzb0JFEKrl5BEtzaU44AXyVp8NSDWpy/TFyLaH Q5RjeEq5vGaXC7qPHyh7vWIZmi8JDYowpQkM7Hx0ZgbJ7PDnDE0VnHQJFl5u38FB4ufW f8Q1bs7/TBy7ddTxqWT0nVqKxNPWmIcoXe0pNw5KRFTA+3vVgWVdJ4GhUW/hSMpit4Sj JiN/Vgi6IBwFGpckHhOsiV5l4c/gX9AOCDci7mm8kkuSYbi1MzyRU6oHLoqsGMhegucm luTA== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=IOrziM9W; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-36765-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-36765-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [147.75.199.223]) by mx.google.com with ESMTPS id v14-20020a0cdd8e000000b006840eda02b4si9949559qvk.166.2024.01.24.02.01.56 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 24 Jan 2024 02:01:56 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-36765-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=IOrziM9W; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-36765-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-36765-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id DFD6A1C21E52 for ; Wed, 24 Jan 2024 10:01:55 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 5B37E18C28; Wed, 24 Jan 2024 10:01:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="IOrziM9W" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 94C7C182CA; Wed, 24 Jan 2024 10:01:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.154.123 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706090481; cv=none; b=es+dOEPyLGI+GJsA1tIrq0dkOhchjBxR6jOeL5UqGU6wUdtIWgf1k64I/fvI/ZyoeolWudi6H24IHgAoI7m1CnVkX6ypwDgEWh7RAnqD8eCeIx2t9Hi7IRQl3cEbHkm1RLqIj8fHXGCuP+e/OmAwD754LE6QccKs0M7mw5ExOxs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706090481; c=relaxed/simple; bh=dRNkfHsEle0CT+J9KdNwJBKTNJDKyu+uA/lefkgAzek=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=HJm5nNdWe80i4Q/o/1TSC1fEZ15BkRdeWVhu40KqBVUwWzz+pFbIGWQehMVkHAheT6NyOZf2/7JcikP+vs4bvJuAFTztUJ690N10UpYimp/+4Jt1sTQLSL9RA3VcmtdeNMgAWK4wu2DyAOR6MBq6AW+BFHV/dsKsPOnJLEUKuz4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=IOrziM9W; arc=none smtp.client-ip=68.232.154.123 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1706090479; x=1737626479; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=dRNkfHsEle0CT+J9KdNwJBKTNJDKyu+uA/lefkgAzek=; b=IOrziM9W1nljuU9YNQcVmlMgQ1gbNjCKTVFlrqiNLEZk+3TqUW90UqHm UEAZlYxFggd2AFJlpZ2sWqBN/t5zPf6YyHIUgV49ezGE8XTpVDMyhdrK6 ahMHqHjlWzWMEq+kyjBJNcrnpsZyUZKOu34n6sINPXXN4+gK6RCcEroLo rZlCZB4qLFSztYjPUpZl/+zmTgyck8HlpEUA7CvB1qoZz6k0W9RruaKGq yxji3OPZ63E3IwWLtt6nugYsRcu9DKZXn9ZXreDB1RwOP1mAkQlKzqYpi e9Mbi4+EzI4XX4LuqVKMJ7uTPAc/nXJDSJEJE2zuSBmhuzuPfzt0rkq2D w==; X-CSE-ConnectionGUID: 1QMie5Z5QlKTBJNwgsTZyw== X-CSE-MsgGUID: R9afv0qbRHiWCKxruYABhQ== X-IronPort-AV: E=Sophos;i="6.05,216,1701154800"; d="scan'208";a="15213689" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa4.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 24 Jan 2024 03:01:10 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Wed, 24 Jan 2024 03:00:47 -0700 Received: from che-lt-i70843lx.microchip.com (10.10.85.11) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Wed, 24 Jan 2024 03:00:40 -0700 From: Dharma Balasubiramani To: , , , , , , , , , , , , , , , , , , , , CC: Dharma Balasubiramani , Conor Dooley Subject: [PATCH v4 2/3] dt-bindings: atmel,hlcdc: convert pwm bindings to json-schema Date: Wed, 24 Jan 2024 15:30:18 +0530 Message-ID: <20240124100019.290120-3-dharma.b@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240124100019.290120-1-dharma.b@microchip.com> References: <20240124100019.290120-1-dharma.b@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1788965569143642297 X-GMAIL-MSGID: 1788965569143642297 Convert device tree bindings for Atmel's HLCDC PWM controller to YAML format. Signed-off-by: Dharma Balasubiramani Reviewed-by: Conor Dooley --- changelog v3 -> v4 - No changes Note: The clean up patch will be sent later as Sam suggested. v2 -> v3 - Remove '|' in description, as there is no formatting to preserve. - Delete the description for pwm-cells. - Drop the label for pwm node as it not used. v1 -> v2 - Remove the explicit copyrights. - Modify title (not include words like binding/driver). - Modify description actually describing the hardware and not the driver. - Remove pinctrl properties which aren't required. - Drop parent node and it's other sub-device node which are not related here. --- .../bindings/pwm/atmel,hlcdc-pwm.yaml | 44 +++++++++++++++++++ .../bindings/pwm/atmel-hlcdc-pwm.txt | 29 ------------ 2 files changed, 44 insertions(+), 29 deletions(-) create mode 100644 Documentation/devicetree/bindings/pwm/atmel,hlcdc-pwm.yaml delete mode 100644 Documentation/devicetree/bindings/pwm/atmel-hlcdc-pwm.txt diff --git a/Documentation/devicetree/bindings/pwm/atmel,hlcdc-pwm.yaml b/Documentation/devicetree/bindings/pwm/atmel,hlcdc-pwm.yaml new file mode 100644 index 000000000000..4f4cc21fe4f7 --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/atmel,hlcdc-pwm.yaml @@ -0,0 +1,44 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pwm/atmel,hlcdc-pwm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Atmel's HLCDC's PWM controller + +maintainers: + - Nicolas Ferre + - Alexandre Belloni + - Claudiu Beznea + +description: + The LCDC integrates a Pulse Width Modulation (PWM) Controller. This block + generates the LCD contrast control signal (LCD_PWM) that controls the + display's contrast by software. LCDC_PWM is an 8-bit PWM signal that can be + converted to an analog voltage with a simple passive filter. LCD display + panels have different backlight specifications in terms of minimum/maximum + values for PWM frequency. If the LCDC PWM frequency range does not match the + LCD display panel, it is possible to use the standalone PWM Controller to + drive the backlight. + +properties: + compatible: + const: atmel,hlcdc-pwm + + "#pwm-cells": + const: 3 + +required: + - compatible + - "#pwm-cells" + +additionalProperties: false + +examples: + - | + pwm { + compatible = "atmel,hlcdc-pwm"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_lcd_pwm>; + #pwm-cells = <3>; + }; diff --git a/Documentation/devicetree/bindings/pwm/atmel-hlcdc-pwm.txt b/Documentation/devicetree/bindings/pwm/atmel-hlcdc-pwm.txt deleted file mode 100644 index afa501bf7f94..000000000000 --- a/Documentation/devicetree/bindings/pwm/atmel-hlcdc-pwm.txt +++ /dev/null @@ -1,29 +0,0 @@ -Device-Tree bindings for Atmel's HLCDC (High-end LCD Controller) PWM driver - -The Atmel HLCDC PWM is subdevice of the HLCDC MFD device. -See ../mfd/atmel-hlcdc.txt for more details. - -Required properties: - - compatible: value should be one of the following: - "atmel,hlcdc-pwm" - - pinctr-names: the pin control state names. Should contain "default". - - pinctrl-0: should contain the pinctrl states described by pinctrl - default. - - #pwm-cells: should be set to 3. This PWM chip use the default 3 cells - bindings defined in pwm.yaml in this directory. - -Example: - - hlcdc: hlcdc@f0030000 { - compatible = "atmel,sama5d3-hlcdc"; - reg = <0xf0030000 0x2000>; - clocks = <&lcdc_clk>, <&lcdck>, <&clk32k>; - clock-names = "periph_clk","sys_clk", "slow_clk"; - - hlcdc_pwm: hlcdc-pwm { - compatible = "atmel,hlcdc-pwm"; - pinctrl-names = "default"; - pinctrl-0 = <&pinctrl_lcd_pwm>; - #pwm-cells = <3>; - }; - };