From patchwork Thu Jan 18 09:26:10 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dharma Balasubiramani X-Patchwork-Id: 189136 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:2bc4:b0:101:a8e8:374 with SMTP id hx4csp225982dyb; Thu, 18 Jan 2024 01:37:22 -0800 (PST) X-Google-Smtp-Source: AGHT+IHBjWToDgMmo4tsIkKOqXU3OkHs8YpWJZ+X56fA39ABxRfcH+lhsXgam4698taGaF5wOzAk X-Received: by 2002:aa7:d4d1:0:b0:559:cf11:68fd with SMTP id t17-20020aa7d4d1000000b00559cf1168fdmr351961edr.14.1705570642744; Thu, 18 Jan 2024 01:37:22 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1705570642; cv=pass; d=google.com; s=arc-20160816; b=Ne1NN8xvoJaXKX4EvdP1epkI1+ImAcRTWOGgGFbdDmEkhYEmqPoaDhEw3fDv/BnFSB tI2JbeUvuNKiHFgQu2J3AXqooS1ZUAhNnFUa/OLuil9pjDhrA/BfwfDlu89AEEZyNMZq 4u+24yd/aflWzCcfIm/6FPYdcJPMKCLUnBDv0XW0OyXPAvoZqBe6YSySTFc9AWXW/Bhn gndBZZDZZ+SgOkWAGxHJh866PwFFfAz2Eef8fEnq/aCj9hBL7qzF7CtgJkaFTGTgVe+z q/U+nI6MJnEC5AtYg8g3xZhaV9dJHXQqgb0u74H6PULE7LVpi73cb5uX8M4epzIMfdoZ v1Ww== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=BGnhQ3xlx1UQbkVK4Q7bMCqemlUXYPrLNYrZhtbYTss=; fh=LHEisZzXZy93WtT4/b9KAvsJamyWsL28ELp4yehw8yM=; b=LzMLzf2PAB3Ci4r0VoNaRHo2/zpt7T2nNZi6y3c23zAL7Eb0eN2Xn7n4VpOCHMPrzM ZIj4dzCs/oknX0xI7/9YastCLso8qSfYU3uQfb8ZqUI04yG2On0Eht/ljqVHXtUW/GZ+ PCLXR5C2nxwk89VJPidpzaJqO/VZdN+7djbGrQsDGqUARG5wzmu5ZE8Gs0T+0PnhlMrq Aqi+QrlB8JcsyUFFK0NqzCNt1n4pCn7j9X7D+dGUdSNh0kEsT8l5ulgP9SxP67YoMl30 1YM6CsrQWZO+srt41qiPBYgwhYRRpWIQwOyz21Y1PsGDjdCbXLu7N/UjHFr+WmXkwsS5 drLg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=r6CMIHcZ; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-29952-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-29952-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [147.75.80.249]) by mx.google.com with ESMTPS id v27-20020a50d59b000000b00559b2f76875si2429940edi.646.2024.01.18.01.37.22 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 18 Jan 2024 01:37:22 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-29952-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=r6CMIHcZ; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-29952-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-29952-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 67CF21F27649 for ; Thu, 18 Jan 2024 09:27:13 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 4956F200A5; Thu, 18 Jan 2024 09:26:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="r6CMIHcZ" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F0B3C1CFB7; Thu, 18 Jan 2024 09:26:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.154.123 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1705570009; cv=none; b=tfH3iOpu++hLJoUuuf+wqJBDSw7f0pa40eXapokAgr4TZj/sAv+H3K0+GAVl6kiVfwxAwaYI9dZ+D6teWU3ZKuLFJs8I9irCulDhWR1UoT2B/4XxKtXaVbWOlM4Y3B3zEp4HzM2ChxPJbZXSM/VNYFy5pLxw4w6PRJ4N4eyGmeI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1705570009; c=relaxed/simple; bh=WO9xBqrNcpZ8LwgfV0H3bq1oM20xPp1J0df0wFDtO5M=; h=DKIM-Signature:X-CSE-ConnectionGUID:X-CSE-MsgGUID:X-IronPort-AV: X-Amp-Result:Received:Received:Received:From:To:CC:Subject:Date: Message-ID:X-Mailer:In-Reply-To:References:MIME-Version: Content-Transfer-Encoding:Content-Type; b=bAJQSAtTwlqEHbDWdpIWbBx3rpreFHe2712rKWbLJ/cqK0M6rlGyfavK3jYCWO5CHxOXUIEIqEo3Lod2rJSFPlo9ld6zOwZuZIB3wRoR0aH+0Ziv1ApqsaH9vetc+5G9OmsfrauYXOqSsvG7tgpMpf4+w1+yfbGcMWcntY1lsxU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=r6CMIHcZ; arc=none smtp.client-ip=68.232.154.123 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1705570007; x=1737106007; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=WO9xBqrNcpZ8LwgfV0H3bq1oM20xPp1J0df0wFDtO5M=; b=r6CMIHcZm3nB7DSMOfWqHXupo8Q5wT2Co2b1w61wIYGr3mJ4ardF7pSQ dNo+hCtzERoB3oLi4gVrrv2fzTxh1Evs9jSSM7P5gzUhxM7sv0FRvH0NO V5kInG+tmgEdsWPwbDBP7JpOEihldvTRq6jPZRf/Zzse7bKu9ezFN7s2r rdKziNx09RrkKHYMQDihExgDCqT2XRrHcxOemtBshYRmI5BOkwuWwDGJ+ 9GD/nXJHlCXm7dO/noTWifi+ZnH6+T/z6/qfwWu2xjKN1HlJrKNUg5nx9 tD57m2XhLaB2VUSuX2Jo9SBfQ4Anm7uozkce4W3+Qxh3ItdniYqg2B0ue Q==; X-CSE-ConnectionGUID: C5GxXZPKQYGmeSMxK53WbA== X-CSE-MsgGUID: OFbPKyIxQZS8P0YrT84J7g== X-IronPort-AV: E=Sophos;i="6.05,201,1701154800"; d="scan'208";a="14928912" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa4.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 18 Jan 2024 02:26:46 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 18 Jan 2024 02:26:33 -0700 Received: from che-lt-i70843lx.microchip.com (10.10.85.11) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 18 Jan 2024 02:26:24 -0700 From: Dharma Balasubiramani To: , , , , , , , , , , , , , , , , , , , , , CC: , Dharma Balasubiramani Subject: [PATCH v3 1/3] dt-bindings: display: convert Atmel's HLCDC to DT schema Date: Thu, 18 Jan 2024 14:56:10 +0530 Message-ID: <20240118092612.117491-2-dharma.b@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240118092612.117491-1-dharma.b@microchip.com> References: <20240118092612.117491-1-dharma.b@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1788420442100979954 X-GMAIL-MSGID: 1788420442100979954 Convert the existing DT binding to DT schema of the Atmel's HLCDC display controller. Signed-off-by: Dharma Balasubiramani --- changelog v2 -> v3 - Remove '|' in description, as there is no formatting to preserve. - Ref video-interfaces as endpoint. - Remove ref and description for bus-width. - Add new line before the child node in example. - Remove 'example 2', as it is not required for just one additional property. v1 -> v2 - Remove the explicit copyrights. - Modify filename like compatible. - Modify title (drop words like binding/driver). - Modify description actually describing the hardware and not the driver. - Remove pinctrl properties which aren't required. - Ref endpoint and not endpoint-base. - Drop redundant info about bus-width description and add ref to video-interfaces. - Move 'additionalProperties' after 'Required'. - Drop parent node and it's other sub-device node which are not related here. - Add compatible to example 2 and add comments that bus-width is the diff between two examples. --- .../atmel/atmel,hlcdc-display-controller.yaml | 84 +++++++++++++++++++ .../bindings/display/atmel/hlcdc-dc.txt | 75 ----------------- 2 files changed, 84 insertions(+), 75 deletions(-) create mode 100644 Documentation/devicetree/bindings/display/atmel/atmel,hlcdc-display-controller.yaml delete mode 100644 Documentation/devicetree/bindings/display/atmel/hlcdc-dc.txt diff --git a/Documentation/devicetree/bindings/display/atmel/atmel,hlcdc-display-controller.yaml b/Documentation/devicetree/bindings/display/atmel/atmel,hlcdc-display-controller.yaml new file mode 100644 index 000000000000..0c0871cb85f1 --- /dev/null +++ b/Documentation/devicetree/bindings/display/atmel/atmel,hlcdc-display-controller.yaml @@ -0,0 +1,84 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/atmel/atmel,hlcdc-display-controller.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Atmel's High LCD Controller (HLCDC) + +maintainers: + - Nicolas Ferre + - Alexandre Belloni + - Claudiu Beznea + +description: + The LCD Controller (LCDC) consists of logic for transferring LCD image + data from an external display buffer to a TFT LCD panel. The LCDC has one + display input buffer per layer that fetches pixels through the single bus + host interface and a look-up table to allow palletized display + configurations. + +properties: + compatible: + const: atmel,hlcdc-display-controller + + '#address-cells': + const: 1 + + '#size-cells': + const: 0 + + port@0: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: + Output endpoint of the controller, connecting the LCD panel signals. + + properties: + '#address-cells': + const: 1 + + '#size-cells': + const: 0 + + reg: + maxItems: 1 + + endpoint: + $ref: /schemas/media/video-interfaces.yaml# + unevaluatedProperties: false + description: + Endpoint connecting the LCD panel signals. + + properties: + bus-width: + enum: [ 12, 16, 18, 24 ] + +required: + - '#address-cells' + - '#size-cells' + - compatible + - port@0 + +additionalProperties: false + +examples: + - | + display-controller { + compatible = "atmel,hlcdc-display-controller"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_lcd_base &pinctrl_lcd_rgb888>; + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0>; + + hlcdc_panel_output: endpoint@0 { + reg = <0>; + remote-endpoint = <&panel_input>; + }; + }; + }; diff --git a/Documentation/devicetree/bindings/display/atmel/hlcdc-dc.txt b/Documentation/devicetree/bindings/display/atmel/hlcdc-dc.txt deleted file mode 100644 index 923aea25344c..000000000000 --- a/Documentation/devicetree/bindings/display/atmel/hlcdc-dc.txt +++ /dev/null @@ -1,75 +0,0 @@ -Device-Tree bindings for Atmel's HLCDC (High LCD Controller) DRM driver - -The Atmel HLCDC Display Controller is subdevice of the HLCDC MFD device. -See ../../mfd/atmel-hlcdc.txt for more details. - -Required properties: - - compatible: value should be "atmel,hlcdc-display-controller" - - pinctrl-names: the pin control state names. Should contain "default". - - pinctrl-0: should contain the default pinctrl states. - - #address-cells: should be set to 1. - - #size-cells: should be set to 0. - -Required children nodes: - Children nodes are encoding available output ports and their connections - to external devices using the OF graph representation (see ../graph.txt). - At least one port node is required. - -Optional properties in grandchild nodes: - Any endpoint grandchild node may specify a desired video interface - according to ../../media/video-interfaces.txt, specifically - - bus-width: recognized values are <12>, <16>, <18> and <24>, and - override any output mode selection heuristic, forcing "rgb444", - "rgb565", "rgb666" and "rgb888" respectively. - -Example: - - hlcdc: hlcdc@f0030000 { - compatible = "atmel,sama5d3-hlcdc"; - reg = <0xf0030000 0x2000>; - interrupts = <36 IRQ_TYPE_LEVEL_HIGH 0>; - clocks = <&lcdc_clk>, <&lcdck>, <&clk32k>; - clock-names = "periph_clk","sys_clk", "slow_clk"; - - hlcdc-display-controller { - compatible = "atmel,hlcdc-display-controller"; - pinctrl-names = "default"; - pinctrl-0 = <&pinctrl_lcd_base &pinctrl_lcd_rgb888>; - #address-cells = <1>; - #size-cells = <0>; - - port@0 { - #address-cells = <1>; - #size-cells = <0>; - reg = <0>; - - hlcdc_panel_output: endpoint@0 { - reg = <0>; - remote-endpoint = <&panel_input>; - }; - }; - }; - - hlcdc_pwm: hlcdc-pwm { - compatible = "atmel,hlcdc-pwm"; - pinctrl-names = "default"; - pinctrl-0 = <&pinctrl_lcd_pwm>; - #pwm-cells = <3>; - }; - }; - -Example 2: With a video interface override to force rgb565; as above -but with these changes/additions: - - &hlcdc { - hlcdc-display-controller { - pinctrl-names = "default"; - pinctrl-0 = <&pinctrl_lcd_base &pinctrl_lcd_rgb565>; - - port@0 { - hlcdc_panel_output: endpoint@0 { - bus-width = <16>; - }; - }; - }; - }; From patchwork Thu Jan 18 09:26:11 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Dharma Balasubiramani X-Patchwork-Id: 189134 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:2bc4:b0:101:a8e8:374 with SMTP id hx4csp222138dyb; Thu, 18 Jan 2024 01:27:48 -0800 (PST) X-Google-Smtp-Source: AGHT+IHmUyTl1X4jIMpMLMjffxiUpdfEWyPnmeRLsuEJaT8//ZR+nGk/7YYt2JTVXnHRiFNjbCsz X-Received: by 2002:a05:6870:b250:b0:210:c43e:38d8 with SMTP id b16-20020a056870b25000b00210c43e38d8mr296500oam.1.1705570068729; Thu, 18 Jan 2024 01:27:48 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1705570068; cv=pass; d=google.com; s=arc-20160816; b=Al5MWu/09THcql8wfrcYA1RMI/QwqFVJ/GOITq60ZKG0xzNAJdIQJAbSVc7b3LMtk0 uSFCBJ0mBojWK3h5G2+AbOOqB8imAdbA2pkIyBpWKo18Wjq8cXMgjYGMfwlQWMn0YYS3 AdbD87qKURljmeCeOmthpv3XtA+XWo5EXf9rxwvZCavig9Jufb7hSQJmMhv3YZ2n7M+2 AUQOYHVgpu+lonDs12+Bu2m6Ism9AKlmiEy2CoA7/2UhwEQTNVkSZZfzgX5YkGMnmF2T zZ5ADY+1Ghsg9w4fOxDlX3JAlBad1MLGG13POSaOqCmZ/qzU3cBcv3jqfkaeIa3k7Yvl tzug== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=3Lf36t8hl0Bn3AHgplH+Ye66IA9x9FINh2tWtv5lTMU=; fh=LHEisZzXZy93WtT4/b9KAvsJamyWsL28ELp4yehw8yM=; b=wgzq5+lnGAGvCTTByJtLWk/MTlAO26FOhwXXuBzESIOMTWTp39w3J939vxWgD2KwVp 7SkPtuonXJHThxw75X0qPQ8lfpKVdzgJealGdUoPkOnlBqqn7HhESOqcEJNTt3aswq0u +M/gz17QiDKaffafw1iTUJzruOQljR1GLM1S6r8yJSXyEuvSMVV1jA6bbil76Br02NCN GYlErej5nUt3CS9IkSNtWTuoRiC34oo8AnhnmzhOMNocVgr4WlqimvURRlaayXpQ7jLc 9Fjx8J3A4M0IK14REav68FyHAfHdvTlHIkNwhHGYLTDOkfJcojC7C44ReMupN7JmBcOb ypgA== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=JGbNEWuW; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-29954-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-29954-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id p23-20020a63c157000000b005ce04743535si1167648pgi.303.2024.01.18.01.27.48 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 18 Jan 2024 01:27:48 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-29954-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=JGbNEWuW; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-29954-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-29954-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 941D528350B for ; Thu, 18 Jan 2024 09:27:44 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 7077920B16; Thu, 18 Jan 2024 09:27:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="JGbNEWuW" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0C5301BC55; Thu, 18 Jan 2024 09:27:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1705570025; cv=none; b=GTPwVfI34kKe/UvaxhtoodQgFJ/xAhnk7/0TbXwmM85gqU2OpPsPDZaP2gsXwjhmDcLRqWD+/JViHrvmO5mJgGw+Ej2bk8IWwx2nXSIkosFE7QdAewD7vvEKkpxFPQy8wD4GP5JqLqQEnOWdV4NSWFPGhg9E2bTGS+hOCq2vo90= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1705570025; c=relaxed/simple; bh=dcKyS7d091j+ugqrLiDIroRDn17ZqkpKb5ELTNcoDf0=; h=DKIM-Signature:X-CSE-ConnectionGUID:X-CSE-MsgGUID:X-IronPort-AV: X-Amp-Result:Received:Received:Received:From:To:CC:Subject:Date: Message-ID:X-Mailer:In-Reply-To:References:MIME-Version: Content-Transfer-Encoding:Content-Type; b=exbqsVlAPQ13PRvhH7im6d42VpFF7ZaAs1Sk0B9KVU7pQmTyi+W5yUoXEhkdCmOib1BAetcV/9RVVoTM7d4atpay5kYvH8COLpDx3nZKKdUaZOIT/nhDv+rKcvBLByBSuoZEElqJjUGkmC0eNRfEufH+BZ39U97Y+Vi/MdgLKo8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=JGbNEWuW; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1705570025; x=1737106025; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=dcKyS7d091j+ugqrLiDIroRDn17ZqkpKb5ELTNcoDf0=; b=JGbNEWuWVZ+HjFwULlTHnzhfiokW9me8n8QIT/G3IITywGcsIdZnSN2m fxnoAe6WsrM3Ej9UDH6/pbcWLNX/xu7MU4i46sKUI/MlLRIcOWkWGP9sH 1/dJ0Ll/upGBoWKAFg5lp7GCzeYCZqgbSEIrxHGWX+N6BgGJPfKpdfYqg BKV7+1zAU+xtgUFf5qQr9ujrnDUxm+KCuMvAw4qzBEBMkgSZb+0oGDgIo Q0IDDWEH+CPZux/vtKg1KmbsGGBD/QRY3MQy6VePNuMe/V3yaOhzK5pU5 oo4SvWwmPguHyxaAd0p6nkhsyXq47veRWp368EwuZ6nLq7iDPxq/TruY6 Q==; X-CSE-ConnectionGUID: KNMCAjpUT6KHlCBTUwUTnw== X-CSE-MsgGUID: LV80OOZJQEuQma1igEV3wQ== X-IronPort-AV: E=Sophos;i="6.05,201,1701154800"; d="scan'208";a="14940987" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa3.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 18 Jan 2024 02:27:03 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 18 Jan 2024 02:26:42 -0700 Received: from che-lt-i70843lx.microchip.com (10.10.85.11) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 18 Jan 2024 02:26:33 -0700 From: Dharma Balasubiramani To: , , , , , , , , , , , , , , , , , , , , , CC: , Dharma Balasubiramani Subject: [PATCH v3 2/3] dt-bindings: atmel,hlcdc: convert pwm bindings to json-schema Date: Thu, 18 Jan 2024 14:56:11 +0530 Message-ID: <20240118092612.117491-3-dharma.b@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240118092612.117491-1-dharma.b@microchip.com> References: <20240118092612.117491-1-dharma.b@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1788419840242892648 X-GMAIL-MSGID: 1788419840242892648 Convert device tree bindings for Atmel's HLCDC PWM controller to YAML format. Signed-off-by: Dharma Balasubiramani Reviewed-by: Conor Dooley Reviewed-by: Uwe Kleine-König --- changelog v2 -> v3 - Remove '|' in description, as there is no formatting to preserve. - Delete the description for pwm-cells. - Drop the label for pwm node as it not used. v1 -> v2 - Remove the explicit copyrights. - Modify title (not include words like binding/driver). - Modify description actually describing the hardware and not the driver. - Remove pinctrl properties which aren't required. - Drop parent node and it's other sub-device node which are not related here. --- .../bindings/pwm/atmel,hlcdc-pwm.yaml | 44 +++++++++++++++++++ .../bindings/pwm/atmel-hlcdc-pwm.txt | 29 ------------ 2 files changed, 44 insertions(+), 29 deletions(-) create mode 100644 Documentation/devicetree/bindings/pwm/atmel,hlcdc-pwm.yaml delete mode 100644 Documentation/devicetree/bindings/pwm/atmel-hlcdc-pwm.txt diff --git a/Documentation/devicetree/bindings/pwm/atmel,hlcdc-pwm.yaml b/Documentation/devicetree/bindings/pwm/atmel,hlcdc-pwm.yaml new file mode 100644 index 000000000000..4f4cc21fe4f7 --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/atmel,hlcdc-pwm.yaml @@ -0,0 +1,44 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pwm/atmel,hlcdc-pwm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Atmel's HLCDC's PWM controller + +maintainers: + - Nicolas Ferre + - Alexandre Belloni + - Claudiu Beznea + +description: + The LCDC integrates a Pulse Width Modulation (PWM) Controller. This block + generates the LCD contrast control signal (LCD_PWM) that controls the + display's contrast by software. LCDC_PWM is an 8-bit PWM signal that can be + converted to an analog voltage with a simple passive filter. LCD display + panels have different backlight specifications in terms of minimum/maximum + values for PWM frequency. If the LCDC PWM frequency range does not match the + LCD display panel, it is possible to use the standalone PWM Controller to + drive the backlight. + +properties: + compatible: + const: atmel,hlcdc-pwm + + "#pwm-cells": + const: 3 + +required: + - compatible + - "#pwm-cells" + +additionalProperties: false + +examples: + - | + pwm { + compatible = "atmel,hlcdc-pwm"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_lcd_pwm>; + #pwm-cells = <3>; + }; diff --git a/Documentation/devicetree/bindings/pwm/atmel-hlcdc-pwm.txt b/Documentation/devicetree/bindings/pwm/atmel-hlcdc-pwm.txt deleted file mode 100644 index afa501bf7f94..000000000000 --- a/Documentation/devicetree/bindings/pwm/atmel-hlcdc-pwm.txt +++ /dev/null @@ -1,29 +0,0 @@ -Device-Tree bindings for Atmel's HLCDC (High-end LCD Controller) PWM driver - -The Atmel HLCDC PWM is subdevice of the HLCDC MFD device. -See ../mfd/atmel-hlcdc.txt for more details. - -Required properties: - - compatible: value should be one of the following: - "atmel,hlcdc-pwm" - - pinctr-names: the pin control state names. Should contain "default". - - pinctrl-0: should contain the pinctrl states described by pinctrl - default. - - #pwm-cells: should be set to 3. This PWM chip use the default 3 cells - bindings defined in pwm.yaml in this directory. - -Example: - - hlcdc: hlcdc@f0030000 { - compatible = "atmel,sama5d3-hlcdc"; - reg = <0xf0030000 0x2000>; - clocks = <&lcdc_clk>, <&lcdck>, <&clk32k>; - clock-names = "periph_clk","sys_clk", "slow_clk"; - - hlcdc_pwm: hlcdc-pwm { - compatible = "atmel,hlcdc-pwm"; - pinctrl-names = "default"; - pinctrl-0 = <&pinctrl_lcd_pwm>; - #pwm-cells = <3>; - }; - };