From patchwork Mon Jan 1 16:15:44 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 184167 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:6f82:b0:100:9c79:88ff with SMTP id tb2csp4042181dyb; Mon, 1 Jan 2024 08:16:57 -0800 (PST) X-Google-Smtp-Source: AGHT+IGSZkBfAZX/t0GgqzLvvSnCvjZY/7HRKoXPlXvPImvbcG9cknM54BzBAHz33MY8Yff+w84Q X-Received: by 2002:a17:90a:df90:b0:28c:146e:31e7 with SMTP id p16-20020a17090adf9000b0028c146e31e7mr4031861pjv.0.1704125816807; Mon, 01 Jan 2024 08:16:56 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1704125816; cv=none; d=google.com; s=arc-20160816; b=clGHaY76+TdnsXHDc84TdvsazLMcKpJ7lb5aNnlu2iZ2IhrUq9tKA3UBi8KEkf16ft n+vqVxgSqHdwNagc6hUF9vVIRAHJL50ZJZs9S2ycJaVFrrfHe61HOkeXKqXmKiSZeWKM 1DldMOGvuwI2rBqqSz61e6mxuullCEoAoLMq1Heefki2n1DPetzkufOzs89nOMTSzi2F 4Y47wBu8GB5cWjYQ1EBX07ZL07z/FwAotC1fpkBEuU7A46Bjb3aHG1OiR9C1VoHdfjzU SAYiPObD7zprTeRIFEGSmRlgRiYzl2lnn1aiYfqM4i6EfN8/zPyr1UDYG9oKI1SZ/prH 5ZyA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=YyS2KeYOl/WGbPcbzpxJ7ikencveX5QceRVMiCrFg1s=; fh=6qGeFkBLumUuSqnkKFi8jdkeTjLzSmC0bKZrWr6IOQc=; b=aiZa/JIz0vJT99al80Y+Gjp/Sm60fS+/BS8m2b1+7/Lyh6t8rlAs5bcEzmgsbPQHZM SDxczKjPrYTH65X20+9EgUsDqyhafe7thkmOm7LKJP5cwcFFsry7IMKf1myLfwUwRddi IYWNCRQA9iQ8l3lHOF1lKlhZQfRBGFN9q0FrZKytAjWpS7aMPM2PRrXjJV2007XyV21J qHk+oD2X/+04l2VkGs+DXQqr1t7lIjKB8BaBYNlMp8irmLh54lfXjzCqrwhrTtHnAjqQ HRXK274MyBQLTfd+26D66LsH2xVsLAM8gTKaLaW10Yr0LdlNcpob0I3RvOjl7udzTJiC nvpQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="Cs/jOpjt"; spf=pass (google.com: domain of linux-kernel+bounces-13895-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-13895-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id ft20-20020a17090b0f9400b0028c9e90e1ffsi7594333pjb.97.2024.01.01.08.16.56 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jan 2024 08:16:56 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-13895-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="Cs/jOpjt"; spf=pass (google.com: domain of linux-kernel+bounces-13895-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-13895-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 925C3281E1D for ; Mon, 1 Jan 2024 16:16:56 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 2E993C140; Mon, 1 Jan 2024 16:16:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="Cs/jOpjt" X-Original-To: linux-kernel@vger.kernel.org Received: from mail-ej1-f54.google.com (mail-ej1-f54.google.com [209.85.218.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1551963A0 for ; Mon, 1 Jan 2024 16:16:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Received: by mail-ej1-f54.google.com with SMTP id a640c23a62f3a-a2335d81693so1502165766b.0 for ; Mon, 01 Jan 2024 08:16:10 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1704125769; x=1704730569; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=YyS2KeYOl/WGbPcbzpxJ7ikencveX5QceRVMiCrFg1s=; b=Cs/jOpjtdN4ENRSDgXwlmI/4u3atTRproGeLKoG3hG2OuDgWZetGFk9LUzHjF2F7qH bAA3JY+ifYnIbpNdk4i2MvBsDXMueUxOw+URjBdDgUtGoPE1noYBj5mw4KzceiHvq4xI Cc4DGKDsU33LflMxLij6rvxKoPF6PfQetobvs= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704125769; x=1704730569; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=YyS2KeYOl/WGbPcbzpxJ7ikencveX5QceRVMiCrFg1s=; b=g1QG5a8caOQGnknFJyaMaKsd6X/HqohLO4yRA9tz2JqokFPFAKxA9NR6Prs+WeUouC yJB6w6fMqLu9cYBLsvBreJM8s4OxrJNVtWTSnefs78IOZVcBQwxMyeU0kbcgP2F9QTBH OZuk36VcG9ZsZMh+DDiv0hrMJl6+Va0NscoN4VU/bPb1qxJvcGbLt18jXtBQZ5PZeg4X Zh1ut96dWQlPJL9BLoZciZWQSJ+bFDEDlb93l50M5RXkKnVHQNnDX36HdfunFvZ0s6wH 4JNzrzUQd1uIbqWJeRutwlRrx5+O/qe1JOrk0grSRtTeVAcJg6ODhK3QbhIEZwB4pm9i Te5w== X-Gm-Message-State: AOJu0Yw6HieCxdU51rWO02v805nYKmCmLozcyPVaF4MHPO27DcDSGvx6 47R9oRstsa/Xeta9KGyoFw22FxbATZaNYdX0sKD8zpWk3s8= X-Received: by 2002:a17:907:c9a1:b0:a23:3653:832a with SMTP id uj33-20020a170907c9a100b00a233653832amr12536261ejc.17.1704125769083; Mon, 01 Jan 2024 08:16:09 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-48-44-179.retail.telecomitalia.it. [82.48.44.179]) by smtp.gmail.com with ESMTPSA id ep16-20020a1709069b5000b00a27d5e9b3ebsm1897857ejc.105.2024.01.01.08.16.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jan 2024 08:16:08 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Alexandre Torgue , Dario Binacchi , Conor Dooley , Conor Dooley , Krzysztof Kozlowski , Lee Jones , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v2 1/8] dt-bindings: mfd: stm32f7: Add binding definition for DSI Date: Mon, 1 Jan 2024 17:15:44 +0100 Message-ID: <20240101161601.2232247-2-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240101161601.2232247-1-dario.binacchi@amarulasolutions.com> References: <20240101161601.2232247-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1786905432325975153 X-GMAIL-MSGID: 1786905432325975153 Add binding definition for MIPI DSI Host controller. Signed-off-by: Dario Binacchi Acked-by: Conor Dooley --- Changes in v2: - Add Acked-by tag of Conor Dooley include/dt-bindings/mfd/stm32f7-rcc.h | 1 + 1 file changed, 1 insertion(+) diff --git a/include/dt-bindings/mfd/stm32f7-rcc.h b/include/dt-bindings/mfd/stm32f7-rcc.h index 8d73a9c51e2b..a4e4f9271395 100644 --- a/include/dt-bindings/mfd/stm32f7-rcc.h +++ b/include/dt-bindings/mfd/stm32f7-rcc.h @@ -108,6 +108,7 @@ #define STM32F7_RCC_APB2_SAI1 22 #define STM32F7_RCC_APB2_SAI2 23 #define STM32F7_RCC_APB2_LTDC 26 +#define STM32F7_RCC_APB2_DSI 27 #define STM32F7_APB2_RESET(bit) (STM32F7_RCC_APB2_##bit + (0x24 * 8)) #define STM32F7_APB2_CLOCK(bit) (STM32F7_RCC_APB2_##bit + 0xA0) From patchwork Mon Jan 1 16:15:45 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 184168 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:6f82:b0:100:9c79:88ff with SMTP id tb2csp4042293dyb; Mon, 1 Jan 2024 08:17:13 -0800 (PST) X-Google-Smtp-Source: AGHT+IH3aB6dU6FAzhHYD62KXsX1yf7EDVE+hs7hXCXte1TqJxcl7SRcpwHdnOJnh4XRe7j8g1il X-Received: by 2002:a17:90b:1bcd:b0:28c:6210:7ef with SMTP id oa13-20020a17090b1bcd00b0028c621007efmr5640273pjb.97.1704125832755; Mon, 01 Jan 2024 08:17:12 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1704125832; cv=none; d=google.com; s=arc-20160816; b=lxV59INauNlqm2uSCjQgpwwjkCYzz1BSQ70MxgI37l0FZDPRgFJqSxrW/chfPzpWh3 TZQrlG8ZaBfE8UDCXS0z75Vyz4jLLQXBkfZHHVlXDieC8MOX2x13miuYvur/ymWDFN06 NshQH79eTMrwVoD/dZdczmTyc2O+B8nO8Fv8gx72h83axJbV/Ei9TF0KJEkR6Q/T1j+L MJThR/QFiXgI8c+Q2Dht6fOTCn8Bm3tyDW2NJUkIgK/vZDHjAOllUC6dqGzbx5UolaNd PDMOGNyfHaL/KDSrgQ4zq8x7xVuzNz1oAE8DE93fRI53FvfIKPJHvIXMjdWlujabRS5w AOlQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=mmQnQzOW0HVCglZmRdERbSkiK/7LfpA/GFNr/QR6hMQ=; fh=vtNV/F+F7Ia7aRobr1lDLcPdFj/lrCkZfthyTDWv03U=; b=JLN2g1jVD70IhK7jj1s1reQrmbqtZUyQFiokG4Aq3c6oNQfPcwqFaC6/ugXbV3wzKZ 0gX6+ATKwHY2vdSoySuxmviP1hS5hwz0ciB1Ms3OJuyl3iCNSgG1mWhlsLAxBHW/3Z6T iJpF8vr8x+Pzb6Jt/36VqhnXFeu/4hUoVKz8kxIvenWzC9rR9n+tYXf6QQ5CgJ6JXxQZ TzSkEAfMAJLSeeEuDSYBjPy0IcNkNrh4sh+G/+v1+p3AfiRGggayp3yr282qOJ08l2cb mg9p3LbXuJybY+Wjoqb5qwD7MtIl00JAXzjuAdjCC2ZZbBgZeGaH/q5RhSIdskXn7BUp I1yQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=QE+ujRuG; spf=pass (google.com: domain of linux-kernel+bounces-13896-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-13896-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id e5-20020a17090ab38500b0028bd42e0ca5si18216027pjr.176.2024.01.01.08.17.12 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jan 2024 08:17:12 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-13896-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=QE+ujRuG; spf=pass (google.com: domain of linux-kernel+bounces-13896-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-13896-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 70DAE281B3D for ; Mon, 1 Jan 2024 16:17:12 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 221B8C8F7; Mon, 1 Jan 2024 16:16:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="QE+ujRuG" X-Original-To: linux-kernel@vger.kernel.org Received: from mail-ej1-f43.google.com (mail-ej1-f43.google.com [209.85.218.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1AC1863DF for ; Mon, 1 Jan 2024 16:16:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Received: by mail-ej1-f43.google.com with SMTP id a640c23a62f3a-a277339dcf4so294869166b.2 for ; Mon, 01 Jan 2024 08:16:11 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1704125770; x=1704730570; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=mmQnQzOW0HVCglZmRdERbSkiK/7LfpA/GFNr/QR6hMQ=; b=QE+ujRuGAEA39jI8LryiXAuogFFKFGSBNSqM3/SO5hZNSdn2AiDo3BJ9HOITXJ6Igd ErcXDPs+XMq9pKSvB9KEbKgEQgBQCMpnQchWeGF9qtQJJdF5gmtDL3xdMaf4yW7lNCFI NPM2nL4vMRzhSPZmJ/RjSdg2XhoPUfO41Dykk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704125770; x=1704730570; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=mmQnQzOW0HVCglZmRdERbSkiK/7LfpA/GFNr/QR6hMQ=; b=mi4t1KqZGBd0f34NqZKB6XN06EUMs6pHzLhsNHOiNqhjTvdUfWV9p4XvtOpqIoltPP RL4aOLQlCcMJr7s4hAZgDMK3QFcc7u9v+tzDn+CSfvzut/mJTFgamIdeTxYSX4HzV79d 6IrBlt01dA1zwGzNd1pVGKvw0cUWIkuYkanT1fi6y0v9y3lZHUB909l3i27O7yYQSDjW Js1vdoHfT5VAsGAoSglSRLlIfY7VqGBN9/vVGAF9D1HFSxuphyMiKY4mnyzLdkuXUtu2 Vzwv1WVT7cVwAk+nTGlh8umF7S6Me5Rk80ZwwYjJTlJWssIR4/NUQA2KBi9aiUVPOm1l 4uMA== X-Gm-Message-State: AOJu0Yz4DL5NmQjJwXS6BLG5pQwNN8fzsAcCZ/tUxu/It6eboOiSS4v+ cWddZIckp+1rhLtPZfRYVUU9ApJFslu0MroXvZE6xUYtWq4= X-Received: by 2002:a17:907:6e90:b0:a23:482:ee74 with SMTP id sh16-20020a1709076e9000b00a230482ee74mr9370722ejc.28.1704125770180; Mon, 01 Jan 2024 08:16:10 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-48-44-179.retail.telecomitalia.it. [82.48.44.179]) by smtp.gmail.com with ESMTPSA id ep16-20020a1709069b5000b00a27d5e9b3ebsm1897857ejc.105.2024.01.01.08.16.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jan 2024 08:16:09 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Alexandre Torgue , Dario Binacchi , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v2 2/8] ARM: dts: stm32: add DSI support on stm32f769 Date: Mon, 1 Jan 2024 17:15:45 +0100 Message-ID: <20240101161601.2232247-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240101161601.2232247-1-dario.binacchi@amarulasolutions.com> References: <20240101161601.2232247-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1786905449500127215 X-GMAIL-MSGID: 1786905449500127215 Add support for MIPI DSI Host controller. Since MIPI DSI is not available on stm32f746, the patch adds the "stm32f769.dtsi" file containing the dsi node inside. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm/boot/dts/st/stm32f769.dtsi | 21 +++++++++++++++++++++ 1 file changed, 21 insertions(+) create mode 100644 arch/arm/boot/dts/st/stm32f769.dtsi diff --git a/arch/arm/boot/dts/st/stm32f769.dtsi b/arch/arm/boot/dts/st/stm32f769.dtsi new file mode 100644 index 000000000000..e09184f7079c --- /dev/null +++ b/arch/arm/boot/dts/st/stm32f769.dtsi @@ -0,0 +1,21 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2023 Dario Binacchi + */ + +#include "stm32f746.dtsi" + +/ { + soc { + dsi: dsi@40016c00 { + compatible = "st,stm32-dsi"; + reg = <0x40016c00 0x800>; + interrupts = <98>; + clocks = <&rcc 1 CLK_F769_DSI>, <&clk_hse>; + clock-names = "pclk", "ref"; + resets = <&rcc STM32F7_APB2_RESET(DSI)>; + reset-names = "apb"; + status = "disabled"; + }; + }; +}; From patchwork Mon Jan 1 16:15:46 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 184171 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:6f82:b0:100:9c79:88ff with SMTP id tb2csp4042635dyb; Mon, 1 Jan 2024 08:17:59 -0800 (PST) X-Google-Smtp-Source: AGHT+IFnKaxdnXv9bpp4twtZcKuId1U1zgyDbo1UJwceT08kmMu9SN/ia/x1Ip2cc6gacm8n/FHw X-Received: by 2002:a17:902:d5cd:b0:1d3:485a:833d with SMTP id g13-20020a170902d5cd00b001d3485a833dmr17542257plh.39.1704125879351; Mon, 01 Jan 2024 08:17:59 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1704125879; cv=none; d=google.com; s=arc-20160816; b=MBDtZ5vEd6M2qZ+T3LH5661nMuHlLqhabUXxN76eFBzZ7O/rJwQO7qTzvdgt31XVJf EBVVKdbNw2mdMIzIczEZgg7a8MFrfv+CMtK+3rAZELIsQxn3TuM40f9fQ5tIX90BBxqu BwlGKxPOJFC67gRagxrchSxc9iLzKRuSY6+o3vg70zKWj+z/10TJK5Xlw2U+KNqzL4aN +Qb3qiIEnMrNCG1l3D4OzXrDUU8Vt3Kcv054rts4o0YyMXDCP/pqxQ2ZBoVYlm+Snd6W NYQsNj8YuiMtRfQ34GmMeTj7AGN6aqVAoIAHmlzpSJb0RnrjQjlLmD70gxJr3igcVJXl kEXg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=/mPDNXnb7QOonc0RYCjpM23Kv+HuP4dW7ug+KwP2qeg=; fh=vtNV/F+F7Ia7aRobr1lDLcPdFj/lrCkZfthyTDWv03U=; b=UgfPCYHHlO+r6NIVw9U6r2W0vglHYufejfg/uHU2m+CD8ssPMjIV6/VFji3H/8RlPr sp4UDhKeA9WNGSC6dcyV6NCeuD/NqyqhPQXx28RXblYDb19iR9rBqzyDq9I04VibG/UB E7pH06HwAHbQoIJrbe2VfDkFplstvz/fa8XIx6DCN2I2eCZrFl6SsZT+RuWPvS+vnJa1 IkY4LSkME4wHOi2dBs2JhGNF/x3PO8VwwVGq3jjaucP4kdDrdl/mI9XQgLlX9aeFpPSW C/72RbmMYkuowL6gDthmRx8DC24ofcTUxwh/usP/TWMNLr+CpjYdEG4O5GV6Jp6tI9bs 9o9A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="d/Bg4KOq"; spf=pass (google.com: domain of linux-kernel+bounces-13897-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-13897-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [2604:1380:40f1:3f00::1]) by mx.google.com with ESMTPS id u5-20020a170903124500b001d49ba67cacsi5774419plh.406.2024.01.01.08.17.58 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jan 2024 08:17:59 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-13897-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="d/Bg4KOq"; spf=pass (google.com: domain of linux-kernel+bounces-13897-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-13897-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 1F77EB212FD for ; Mon, 1 Jan 2024 16:17:36 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 82EF5D288; Mon, 1 Jan 2024 16:16:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="d/Bg4KOq" X-Original-To: linux-kernel@vger.kernel.org Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 247418BEA for ; Mon, 1 Jan 2024 16:16:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-40d60ad5f0bso47095455e9.0 for ; Mon, 01 Jan 2024 08:16:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1704125771; x=1704730571; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=/mPDNXnb7QOonc0RYCjpM23Kv+HuP4dW7ug+KwP2qeg=; b=d/Bg4KOqoIMgXhftN3xPRmPuTg40x5Fa1VQi75eBxC8g+EG2FD2hCoMuGBIbyffCl1 6sfn5MDKyfh+cGvZ122aN+nlmjJnrTMHYmuviTL+VsiJvB5MxwOArbWf10GQMy9840O8 kwP1bc+FVxz4xZuAcTNa4RD9q45y1qLhVMIX8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704125771; x=1704730571; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=/mPDNXnb7QOonc0RYCjpM23Kv+HuP4dW7ug+KwP2qeg=; b=Zfehj2FBIpG+T1acYVkIHo9Vtp+c+eYNaNJ2ouIlQQSohvouhJw5JSi/Nfod97xPvx aVfb7r9O7UA3/ymnyVVugP79t08x1fVlvsYYgy33Zlh6Vd3UbaGD69XlWWr0JEFj+xvP d58Dk1LzyZ3u9OTp3Vrk1xIQnHpDPkKJT9NCv8jrdLvADZBoKJeDJvKZ0xYUt3hmNdAB 0Fe8yuK6jZcNYcHbim3Vi+HpRVaauFifvtJaxKDKWhL3nDYiASZP/anuNaOsjmH/KKLi pxL/MS5GFw0k3PelCYsIytLgIZUlTjVPAyySn3lyz+ePJ0bnscA6qm7VOf8bHkZOtEBJ kOMA== X-Gm-Message-State: AOJu0Yw6cxkiP+DZE95pqS7/GwLyH2XQdlOdNIUSuj+bina/Kv1VjXMM sZEtrmVQdlrRVW2G3ZwBMabmPNwk9yADaw34JT54UI5bLI4= X-Received: by 2002:a05:600c:3494:b0:40d:8a2a:220b with SMTP id a20-20020a05600c349400b0040d8a2a220bmr575593wmq.171.1704125771193; Mon, 01 Jan 2024 08:16:11 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-48-44-179.retail.telecomitalia.it. [82.48.44.179]) by smtp.gmail.com with ESMTPSA id ep16-20020a1709069b5000b00a27d5e9b3ebsm1897857ejc.105.2024.01.01.08.16.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jan 2024 08:16:10 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Alexandre Torgue , Dario Binacchi , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v2 3/8] ARM: dts: stm32: rename mmc_vcard to vcc-3v3 on stm32f769-disco Date: Mon, 1 Jan 2024 17:15:46 +0100 Message-ID: <20240101161601.2232247-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240101161601.2232247-1-dario.binacchi@amarulasolutions.com> References: <20240101161601.2232247-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1786905498152347631 X-GMAIL-MSGID: 1786905498152347631 In the schematics of document UM2033, the power supply for the micro SD card is the same 3v3 voltage that is used to power other devices on the board. By generalizing the name of the voltage regulator, it can be referenced by other nodes in the device tree without creating misunderstandings. This patch is preparatory for future developments. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm/boot/dts/st/stm32f769-disco.dts | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/arch/arm/boot/dts/st/stm32f769-disco.dts b/arch/arm/boot/dts/st/stm32f769-disco.dts index 5d12ae25b327..8632bd866272 100644 --- a/arch/arm/boot/dts/st/stm32f769-disco.dts +++ b/arch/arm/boot/dts/st/stm32f769-disco.dts @@ -92,9 +92,9 @@ usbotg_hs_phy: usb-phy { clock-names = "main_clk"; }; - mmc_vcard: mmc_vcard { + vcc_3v3: vcc_3v3 { compatible = "regulator-fixed"; - regulator-name = "mmc_vcard"; + regulator-name = "vcc_3v3"; regulator-min-microvolt = <3300000>; regulator-max-microvolt = <3300000>; }; @@ -128,7 +128,7 @@ &rtc { &sdio2 { status = "okay"; - vmmc-supply = <&mmc_vcard>; + vmmc-supply = <&vcc_3v3>; cd-gpios = <&gpioi 15 GPIO_ACTIVE_LOW>; broken-cd; pinctrl-names = "default", "opendrain", "sleep"; From patchwork Mon Jan 1 16:15:47 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 184169 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:6f82:b0:100:9c79:88ff with SMTP id tb2csp4042552dyb; Mon, 1 Jan 2024 08:17:45 -0800 (PST) X-Google-Smtp-Source: AGHT+IHlyTXaQYWbOiyeN9td3xLAzr1OFp59r9Umu+mdJmlqgfV6stp3q2M1AmQz/BYMA+0m1z4i X-Received: by 2002:a50:bac5:0:b0:551:14f0:f7ae with SMTP id x63-20020a50bac5000000b0055114f0f7aemr10775141ede.25.1704125865628; Mon, 01 Jan 2024 08:17:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1704125865; cv=none; d=google.com; s=arc-20160816; b=ieko2Q3l/Wti1BimdLlHRchLQg0uGZ58D+1h07IVW6jSqPnnSHU7Y/Lf3YFjnGkMw0 H1xrnDN+UMSsttFaaKZGi5oTV8yYZn6GkNeIoXQfYsbMPgZbObKd928ftDc1tFSzcccv 2UBAM1VkHY4/Lu71j/tcOCW2IvxM4WLHwmFncl709Brij3RRgvKxrGssxFyVcLwZAi/O Mz6P9xda9r/XLiwStduHo28CNo4iU4wXwQ8kgMfu+r1ZiXdjthSrGnUkGp5hL/Rsw1bk rvrX3zbZxi97B2ht+GI1izzF+khB1KAYFti5hLblAZ5tBkUCxc5TD2n1m1GCIeKZVv0K 1LcA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=c6lTYGwOZkH/q3mVT10Wfxgf2APvMbHICMTqCuHaYlQ=; fh=vtNV/F+F7Ia7aRobr1lDLcPdFj/lrCkZfthyTDWv03U=; b=BJT0h+WCnSDFpWy4pVf8bG08/M+N8Q0kMmdGRAETGn72hvSuyXHzmLhHBBL93606gk H+OdtcJkL/u0TkZcT5mh6ZDhusfpJlA9/1I8LiXxIKIXZ7nNG6CmaT6oPoW5TrJxCwo5 KyHm9C/94+a32d6DbL7QqcmeOc6ltSVDKKU4UGLpXk9tJ6hEUPVYs62qSY1webOrsOkU HT57kW8QxFgfQ9R1hN8+OmTLrZAWbQFPU6suIm767/tjzOz0eym5FDZUsgPOy4SjqSuc 71kHfecRkrjpQibE4ei1XJtq9GJYnPDZ/loG+L6UZvhfzhVu0f309y0NavoXKY5e3sk1 RPFw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=jVCMfrh3; spf=pass (google.com: domain of linux-kernel+bounces-13898-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-13898-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [147.75.80.249]) by mx.google.com with ESMTPS id s26-20020a508d1a000000b00553f9df5df6si10436030eds.213.2024.01.01.08.17.45 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jan 2024 08:17:45 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-13898-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=jVCMfrh3; spf=pass (google.com: domain of linux-kernel+bounces-13898-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-13898-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 172781F21769 for ; Mon, 1 Jan 2024 16:17:45 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 19FD3D2E3; Mon, 1 Jan 2024 16:16:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="jVCMfrh3" X-Original-To: linux-kernel@vger.kernel.org Received: from mail-ej1-f47.google.com (mail-ej1-f47.google.com [209.85.218.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F39818F79 for ; Mon, 1 Jan 2024 16:16:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Received: by mail-ej1-f47.google.com with SMTP id a640c23a62f3a-a23350cd51cso960482466b.2 for ; Mon, 01 Jan 2024 08:16:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1704125772; x=1704730572; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=c6lTYGwOZkH/q3mVT10Wfxgf2APvMbHICMTqCuHaYlQ=; b=jVCMfrh34goWeK/cOd/BDdOZIE7ocAAoDpv4Wmyv5bRhZYUVbXFGI/HqFAzya3ceKA N2hHqeAfThG4IM5W+GdMLLSKq/T6iJfgSJzJ/4FW5z9W5fAohNCcu4QYAlNSHSBHZWqL xQULRD/3jSAP5nD+BQOSUOxJnxYu2pGcIbnR4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704125772; x=1704730572; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=c6lTYGwOZkH/q3mVT10Wfxgf2APvMbHICMTqCuHaYlQ=; b=RYWKYZ4+hk+4VCQYu1lcKhJdtJZaNn02ShtiNlMeBjk5qgRF3zpRMrO0hfjd4AsnoQ 0hI8ySMBtkDayCgL9ScycG3jFy1gZlmgSl17enmu3IkzvBSWZ6PfqIOcbR2+mQDLsj2A FEBhhhYiR1uj++BkzirhsrTuMMpZuWIWqEpjHPV832RMFqvIF+fSidU4g1O7gLJXrfe5 tnX3HPT5ws8HuGJMwkXP2+9ZVmSmBBdTgOZOn51RKW+Qs0z1/MIyVMPh4ZbrqLeNGG0i gkHOo1lNnR44Yg/i1BR0iLXNiOB0Sa2xffWeZMO+D2SlZWHvND6JBCW5nf8lcMVUqebo CNaw== X-Gm-Message-State: AOJu0YyErfp+lAKPF6fx73QRo6at7b92Ottrhd5JZiCOQXIBkH815u5E Ij4yHNpEKg+8+RXEA7FLxs5aTh13Y8wS9OZ6Zjn8BA8HAIY= X-Received: by 2002:a17:906:4090:b0:a27:fdc1:593f with SMTP id u16-20020a170906409000b00a27fdc1593fmr790479ejj.67.1704125772195; Mon, 01 Jan 2024 08:16:12 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-48-44-179.retail.telecomitalia.it. [82.48.44.179]) by smtp.gmail.com with ESMTPSA id ep16-20020a1709069b5000b00a27d5e9b3ebsm1897857ejc.105.2024.01.01.08.16.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jan 2024 08:16:11 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Alexandre Torgue , Dario Binacchi , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v2 4/8] ARM: dts: stm32: add display support on stm32f769-disco Date: Mon, 1 Jan 2024 17:15:47 +0100 Message-ID: <20240101161601.2232247-5-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240101161601.2232247-1-dario.binacchi@amarulasolutions.com> References: <20240101161601.2232247-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1786905483846506845 X-GMAIL-MSGID: 1786905483846506845 The patch adds display support on the stm32f769-disco board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm/boot/dts/st/stm32f769-disco.dts | 72 +++++++++++++++++++++++- 1 file changed, 71 insertions(+), 1 deletion(-) diff --git a/arch/arm/boot/dts/st/stm32f769-disco.dts b/arch/arm/boot/dts/st/stm32f769-disco.dts index 8632bd866272..d1eb5f9c78bf 100644 --- a/arch/arm/boot/dts/st/stm32f769-disco.dts +++ b/arch/arm/boot/dts/st/stm32f769-disco.dts @@ -41,7 +41,7 @@ */ /dts-v1/; -#include "stm32f746.dtsi" +#include "stm32f769.dtsi" #include "stm32f769-pinctrl.dtsi" #include #include @@ -60,6 +60,19 @@ memory@c0000000 { reg = <0xC0000000 0x1000000>; }; + reserved-memory { + #address-cells = <1>; + #size-cells = <1>; + ranges; + + linux,dma { + compatible = "shared-dma-pool"; + linux,dma-default; + no-map; + size = <0x100000>; + }; + }; + aliases { serial0 = &usart1; }; @@ -85,6 +98,13 @@ button-0 { }; }; + panel_backlight: panel-backlight { + compatible = "gpio-backlight"; + gpios = <&gpioi 14 GPIO_ACTIVE_HIGH>; + default-on; + status = "okay"; + }; + usbotg_hs_phy: usb-phy { #phy-cells = <0>; compatible = "usb-nop-xceiv"; @@ -114,6 +134,46 @@ &clk_hse { clock-frequency = <25000000>; }; +&dsi { + #address-cells = <1>; + #size-cells = <0>; + status = "okay"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + dsi_in: endpoint { + remote-endpoint = <<dc_out_dsi>; + }; + }; + + port@1 { + reg = <1>; + dsi_out: endpoint { + remote-endpoint = <&dsi_panel_in>; + }; + }; + }; + + panel0: panel-dsi@0 { + compatible = "orisetech,otm8009a"; + reg = <0>; /* dsi virtual channel (0..3) */ + reset-gpios = <&gpioj 15 GPIO_ACTIVE_LOW>; + power-supply = <&vcc_3v3>; + backlight = <&panel_backlight>; + status = "okay"; + + port { + dsi_panel_in: endpoint { + remote-endpoint = <&dsi_out>; + }; + }; + }; +}; + &i2c1 { pinctrl-0 = <&i2c1_pins_b>; pinctrl-names = "default"; @@ -122,6 +182,16 @@ &i2c1 { status = "okay"; }; +<dc { + status = "okay"; + + port { + ltdc_out_dsi: endpoint@0 { + remote-endpoint = <&dsi_in>; + }; + }; +}; + &rtc { status = "okay"; }; From patchwork Mon Jan 1 16:15:48 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 184170 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:6f82:b0:100:9c79:88ff with SMTP id tb2csp4042623dyb; Mon, 1 Jan 2024 08:17:56 -0800 (PST) X-Google-Smtp-Source: AGHT+IHcaT3D9iYj6zYb/Ny+q0x4GNOw9eJevSPqEnrT2HaPl/iMK2ri99gs+VWiYHYrxB4BylHd X-Received: by 2002:a17:902:b70f:b0:1d4:751d:7be8 with SMTP id d15-20020a170902b70f00b001d4751d7be8mr10524780pls.45.1704125876529; Mon, 01 Jan 2024 08:17:56 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1704125876; cv=none; d=google.com; s=arc-20160816; b=qpBva+Ri9paF3limj9hty74DVvSEYz0CJzATmHfAVu4JXau9QPo56vxPXOu5lDWHm4 M+4sLRk2W9JROxIAcTnYIbFfzUa75nRU2c4U0AjYJUkqueOTfTFB4oLbMIndd+UUQR+p PX+qeY0h5aAAsguSo0Ih6LCneLQLr200EnELdbCuLFudomxSUgJVp/Hj0kKuGQhSDpEs V4f6paPKcNl2hPsFk63YoZa8ek0kPaVvBptRBiUc+5W73uKIwsndDgUEixM9HSdHuYLp wdJ9+G+ukBIo+1e0zaUqiRUQjizrarXXLeHkcezW0X7UE3SvIkVRFlOJ7Bs+IUlLQ7Dc sbEA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=CW3Z4rHUB+JDGSn9srF1tyf6s3+qOGgrdqYnKXE4nAQ=; fh=wPQP9HjC4b2j9fFVtoaE3tgh1QSkOqWUU7J9OsHbAwI=; b=W4ZO9OtZYCtvdqnZ/2aFF5qm/crtd96TGVnA4/a5zcg9YI+gi4Qz/2Se1jZf03wRUY Q8c2XuneUxTaSFnVNOlmowtdWwCbM3rGn83Gykwc5ZCC7Ixq4/5UxsVdKRT167rFAHEm 07fpr99bCtVem3L0fa7i7EUG/K+p3zYzIkCbSW/VZWCsq8nQCBzQfPm2H1bDTb5oTUga AfEelp68eKQJhwkHFRgwxocbBGolg8JFlNQ0gpvm3o65i+OGSXBcJvjhhKMQLghG3ixU Jf8h7VtnNIxxlQ62it5e4OnhRInbI016nAK+Ea07O5eNDihkfCv9s+vnrax4TrONbc0v QNOA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=qHNS19oD; spf=pass (google.com: domain of linux-kernel+bounces-13899-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-13899-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id ix22-20020a170902f81600b001d3c00acddbsi17937226plb.652.2024.01.01.08.17.56 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jan 2024 08:17:56 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-13899-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=qHNS19oD; spf=pass (google.com: domain of linux-kernel+bounces-13899-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-13899-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 51A7D281E3C for ; Mon, 1 Jan 2024 16:17:56 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 28D58D518; Mon, 1 Jan 2024 16:16:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="qHNS19oD" X-Original-To: linux-kernel@vger.kernel.org Received: from mail-ej1-f54.google.com (mail-ej1-f54.google.com [209.85.218.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 27B0CC13B for ; Mon, 1 Jan 2024 16:16:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Received: by mail-ej1-f54.google.com with SMTP id a640c23a62f3a-a277339dcf4so294874966b.2 for ; Mon, 01 Jan 2024 08:16:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1704125773; x=1704730573; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=CW3Z4rHUB+JDGSn9srF1tyf6s3+qOGgrdqYnKXE4nAQ=; b=qHNS19oDEgINh0I0pFOCzeHQxjNUFGfvPePJ+jeosno6FUYK0yEOAT4dSVbuvsB+RR p+eYApDp5k2wYpPOPTTY2JQex5TO88tN5d9FFmp8DU/eRiHWuhfNL5/qgjf8liQy+IwZ NHColOmlsMR0AddU6zDAsc45HJ6v3ikV1qIv4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704125773; x=1704730573; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=CW3Z4rHUB+JDGSn9srF1tyf6s3+qOGgrdqYnKXE4nAQ=; b=kyiLZwJ/q8jbvMd+wOMYlZljSukDqPbMSPT/MVpqZvw0B8mRGFBPvkD4eke7iLQBnJ EZ4rclDAwGsRjgZEy4JxgL+FH9FXvD+UVgJhOUNzXo5u2xcAaVO39B9Qka7f4y17+fu+ Hsqkt/QoZCwUsTe117uHhomc11yYJchPstAGXBo8pZuPm2xdNTXH6ZAQDI7+eNkkn7Pb xtDCaF/R6FvjZnwF3EU9c/raGu/jlw/upLC2nFKuVh+gC+YzfOxerCgC2SRVLlLLVHYZ dd20iXKlM+4Ql7Ir18BsF3qTmTsDSPL+4KVGey6n9Psoloxm2qaL9NqMjompfQb3qQBk cQeA== X-Gm-Message-State: AOJu0YxUAPeBap03W74nmInHZooxL74c4hcqu5gWhumvqaxeUNkRD3vW jJRQhySG6axBP9HSnft+efxh/zr+kYDRfuYCvbuPYrWV/Xg= X-Received: by 2002:a17:906:3885:b0:a23:53f6:d66f with SMTP id q5-20020a170906388500b00a2353f6d66fmr8265521ejd.138.1704125773446; Mon, 01 Jan 2024 08:16:13 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-48-44-179.retail.telecomitalia.it. [82.48.44.179]) by smtp.gmail.com with ESMTPSA id ep16-20020a1709069b5000b00a27d5e9b3ebsm1897857ejc.105.2024.01.01.08.16.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jan 2024 08:16:13 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Alexandre Torgue , Dario Binacchi , Conor Dooley , Daniel Vetter , David Airlie , Jessica Zhang , Krzysztof Kozlowski , Linus Walleij , Maarten Lankhorst , Maxime Ripard , Neil Armstrong , Rob Herring , Sam Ravnborg , Thomas Zimmermann , devicetree@vger.kernel.org, dri-devel@lists.freedesktop.org Subject: [PATCH v2 5/8] dt-bindings: nt35510: add compatible for FRIDA FRD400B25025-A-CTK Date: Mon, 1 Jan 2024 17:15:48 +0100 Message-ID: <20240101161601.2232247-6-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240101161601.2232247-1-dario.binacchi@amarulasolutions.com> References: <20240101161601.2232247-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1786905495167944227 X-GMAIL-MSGID: 1786905495167944227 The patch adds the FRIDA FRD400B25025-A-CTK panel, which belongs to the Novatek NT35510-based panel family. Signed-off-by: Dario Binacchi Reviewed-by: Linus Walleij --- Changes in v2: - Add a dash in front of each "items:" .../bindings/display/panel/novatek,nt35510.yaml | 10 +++++++--- 1 file changed, 7 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/display/panel/novatek,nt35510.yaml b/Documentation/devicetree/bindings/display/panel/novatek,nt35510.yaml index bc92928c805b..8e69446e00e0 100644 --- a/Documentation/devicetree/bindings/display/panel/novatek,nt35510.yaml +++ b/Documentation/devicetree/bindings/display/panel/novatek,nt35510.yaml @@ -14,9 +14,13 @@ allOf: properties: compatible: - items: - - const: hydis,hva40wv1 - - const: novatek,nt35510 + oneOf: + - items: + - const: hydis,hva40wv1 + - const: novatek,nt35510 + - items: + - const: frida,frd400b25025 + - const: novatek,nt35510 description: This indicates the panel manufacturer of the panel that is in turn using the NT35510 panel driver. The compatible string determines how the NT35510 panel driver shall be configured From patchwork Mon Jan 1 16:15:49 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 184172 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:6f82:b0:100:9c79:88ff with SMTP id tb2csp4042753dyb; Mon, 1 Jan 2024 08:18:13 -0800 (PST) X-Google-Smtp-Source: AGHT+IEwARuAJhorNz/AVgdkMf+SHq9t6iX6hNZczyj8cMVQjNpmI5POm6nO3LUErzhSFs6eISf8 X-Received: by 2002:a05:6e02:18ce:b0:35f:e861:6fcc with SMTP id s14-20020a056e0218ce00b0035fe8616fccmr26952102ilu.81.1704125893057; Mon, 01 Jan 2024 08:18:13 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1704125893; cv=none; d=google.com; s=arc-20160816; b=jfWQ0LDJfji0kmAP4W32w7c1CjPR0Xw7WQe143aCK7sztbYkFq3O3B4SMbZ6rqhp0j l7ectcpZoEvtjTkzT3AfSoQvM6jmfxMav7AvH17pzd6nXZsrIoG/jb0gzDj7OsYpZRzv /LXv+U6sws42WWxZK7580h0Z6igJF9XjGLSsUKtqJfKSAR36paDp5ghiQvJR1yucB4Mu 7L5Q3kP0ljdZqF3eEywGHj0RzoOl/VdBZTkTzCNBtXG+OLlLMeFluiotB395Asfj9i4J 34sisbeVBYVhjf8KXW/3GMMVwRXRvw3Q+ofUNS2Yg3OkHfqkElLTytci1UlmT3H60Aij X2MA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=gKarHTcTd/SOLcJ/jUKhVwYIwJ9sftrWCAJJN9sfLME=; fh=CkWnEKgv3skbJ8OgZesGD2BEsNRZ9xLdAJEg4p/EzSg=; b=g1J64FgvBc53V8vgOb2rk7qcm1QfiHXP7Qydvsg5CGHHFL6spHmq1tmW1TRA9BD5jt jWn3slAx3FSmTMlVjJ+fHEKqBNj2uq9N7rSjkd307Jf2u/xAea6hv7w4xpanW3Du95QR ABMFs5xCdHX4edB1nKgN+w4yRRtZaFER4hf8Fkonh3cyP4hgBze9CIC+zDsithcnGB8c zfFkE2TjkjfGYM5nl6EvsEPPJN9jYk03HGNCx95HFtjRC3Dj+IKgcZ2GPqlp7O4djLjV /Bg1kl9ORUS5gKwXYHYR5A6cq8qqXrGTHTnv0w25YZXJhqHyBa3PxWKp/jsejN+45Jf7 cBCw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZG6FR763; spf=pass (google.com: domain of linux-kernel+bounces-13900-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-13900-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id b11-20020a17090a9bcb00b0028c25f30c9csi15686309pjw.141.2024.01.01.08.18.12 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jan 2024 08:18:13 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-13900-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZG6FR763; spf=pass (google.com: domain of linux-kernel+bounces-13900-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-13900-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id CBC2B281E1D for ; Mon, 1 Jan 2024 16:18:12 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id A5119DDC5; Mon, 1 Jan 2024 16:16:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="ZG6FR763" X-Original-To: linux-kernel@vger.kernel.org Received: from mail-ej1-f47.google.com (mail-ej1-f47.google.com [209.85.218.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9B00CCA5F for ; Mon, 1 Jan 2024 16:16:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Received: by mail-ej1-f47.google.com with SMTP id a640c23a62f3a-a26fa294e56so523195466b.0 for ; Mon, 01 Jan 2024 08:16:16 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1704125774; x=1704730574; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=gKarHTcTd/SOLcJ/jUKhVwYIwJ9sftrWCAJJN9sfLME=; b=ZG6FR763g5Ld2NHWzEz+mNgh2QMmWxmGsT3538dq362zbz8WU6kHFc0ZQ0RfC3qppS bvJUBDEG1z1NbyzC4ArAtn4J3w+sMHBrxrE7iHxzk4xHOdMA4yZjSj/oPRSYUSU7WmvK NrJxmfmw1LPDSj45Ev46sm4uei1IXrwwvJcz4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704125774; x=1704730574; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=gKarHTcTd/SOLcJ/jUKhVwYIwJ9sftrWCAJJN9sfLME=; b=DST3plBgRnP8ynk9pOBr0iQ/mEm0UjWUDUSrKPIuBMUXzwJdTendI+t3X9RbMNX7EH MW2bbQP1gTobc+y/c8GmCW9mKfsj7wUGCvY04YqPOpMGSHRFOC92vaQ8gFZOAmJjMzqN WjC5Cya+7U2WXU127kT6fNNx7iWzPZO4DOp69i7v5MowseD72REV2JQzIYNANQAnwK9h pV064nxUbXAI5iT1QdTc0BYACeVstDisbPGyDgxlpTY4FsLTlRJGkGj/pg8192GnnS4S u/eErTFPi1RKyjarrfe8wBELKU7JDtB8SrY3mv2CwVSBjVg2LTZuiZxRHvQ7mQGdlhgT DMzw== X-Gm-Message-State: AOJu0Yxnuaza/mYgVFmEjex+rzP7uImdZrXEduugzv8ko0NUUJq9FIhV VawgSOoL7q+Lkvbs3xuWhioiJlOwxMRk5k4XoxZLGAR0zwE= X-Received: by 2002:a17:906:48:b0:a19:562d:5a20 with SMTP id 8-20020a170906004800b00a19562d5a20mr7580197ejg.28.1704125774750; Mon, 01 Jan 2024 08:16:14 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-48-44-179.retail.telecomitalia.it. [82.48.44.179]) by smtp.gmail.com with ESMTPSA id ep16-20020a1709069b5000b00a27d5e9b3ebsm1897857ejc.105.2024.01.01.08.16.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jan 2024 08:16:14 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Alexandre Torgue , Dario Binacchi , Andre Przywara , Conor Dooley , Jisheng Zhang , Krzysztof Kozlowski , =?utf-8?q?Leonard_?= =?utf-8?q?G=C3=B6hrs?= , Maxime Coquelin , Rob Herring , Sean Nyekjaer , Tony Lindgren , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v2 6/8] ARM: dts: add stm32f769-disco-mb1225-revb03-mb1166-reva09 Date: Mon, 1 Jan 2024 17:15:49 +0100 Message-ID: <20240101161601.2232247-7-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240101161601.2232247-1-dario.binacchi@amarulasolutions.com> References: <20240101161601.2232247-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1786905512137431388 X-GMAIL-MSGID: 1786905512137431388 As reported in the section 8.3 (i. e. Board revision history) of document UM2033 (i. e. Discovery kit with STM32F769NI MCU) these are the changes related to the board revisions addressed by the patch: - Board MB1225 revision B-03: - Memory MICRON MT48LC4M32B2B5-6A replaced by ISSI IS42S32400F-6BL - Board MB1166 revision A-09: - LCD FRIDA FRD397B25009-D-CTK replaced by FRIDA FRD400B25025-A-CTK The patch only adds the DTS support for the new display which belongs to to the Novatek NT35510-based panel family. Signed-off-by: Dario Binacchi --- Changes in v2: - Change the status of panel_backlight node to "disabled" - Delete backlight property from panel0 node. arch/arm/boot/dts/st/Makefile | 1 + ...2f769-disco-mb1225-revb03-mb1166-reva09.dts | 18 ++++++++++++++++++ 2 files changed, 19 insertions(+) create mode 100644 arch/arm/boot/dts/st/stm32f769-disco-mb1225-revb03-mb1166-reva09.dts diff --git a/arch/arm/boot/dts/st/Makefile b/arch/arm/boot/dts/st/Makefile index 7892ad69b441..390dbd300a57 100644 --- a/arch/arm/boot/dts/st/Makefile +++ b/arch/arm/boot/dts/st/Makefile @@ -23,6 +23,7 @@ dtb-$(CONFIG_ARCH_STM32) += \ stm32f469-disco.dtb \ stm32f746-disco.dtb \ stm32f769-disco.dtb \ + stm32f769-disco-mb1225-revb03-mb1166-reva09.dts \ stm32429i-eval.dtb \ stm32746g-eval.dtb \ stm32h743i-eval.dtb \ diff --git a/arch/arm/boot/dts/st/stm32f769-disco-mb1225-revb03-mb1166-reva09.dts b/arch/arm/boot/dts/st/stm32f769-disco-mb1225-revb03-mb1166-reva09.dts new file mode 100644 index 000000000000..014cac192375 --- /dev/null +++ b/arch/arm/boot/dts/st/stm32f769-disco-mb1225-revb03-mb1166-reva09.dts @@ -0,0 +1,18 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2023 Dario Binacchi + */ + +#include "stm32f769-disco.dts" + +&panel_backlight { + status = "disabled"; +}; + +&panel0 { + compatible = "frida,frd400b25025", "novatek,nt35510"; + vddi-supply = <&vcc_3v3>; + vdd-supply = <&vcc_3v3>; + /delete-property/backlight; + /delete-property/power-supply; +}; From patchwork Mon Jan 1 16:15:50 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 184173 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:6f82:b0:100:9c79:88ff with SMTP id tb2csp4042853dyb; Mon, 1 Jan 2024 08:18:25 -0800 (PST) X-Google-Smtp-Source: AGHT+IEiZelSX/b2dBFyspPTJO7qCniSCRkdqKq7CRRbV3avbk8pkhFhafI6J6irwSOiGxkS3glr X-Received: by 2002:a05:6a20:8f01:b0:196:4d6a:c88e with SMTP id b1-20020a056a208f0100b001964d6ac88emr8977979pzk.23.1704125905506; Mon, 01 Jan 2024 08:18:25 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1704125905; cv=none; d=google.com; s=arc-20160816; b=xlty6k4Y2bi32p6q0VrNMSGc57XgmtRyFvUUVrlSX1XDSzQ5lCa5i/kK6EuxxMo44y bzftMY6GC5GxOMVb+exR3Ql8fK+6ZVN4mpbBwoLOYnbSzIPNkT5cmd6KYEzfKXA40u9t 7KlU++KVtc5srod/6ghy2JqZ5rt8+9lZgv1/Hhe4vouhIn6dg72M3am9dfgz8Ab6wTrJ HjaHK6NbwybNse4I+HBMMjLd3P28ygc+QBLHap5NZmdGqfqssk0cuyol6/jBT28EFXdI d78EUSnDJASGdYZETYPfxYWbZ6H7yqWDx1LzFRqFpm9irtMwgE7wrpNhXc1GqUA1IjAA 1VQA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=LxKslzO12Rzu7e9CjOOzNcXsKs1X72Uim34HnVRTS1M=; fh=LxW2lm9EXaAAWVYvTkRHJEwtDqo5+5rTSh+cuVdTysw=; b=JUignYvU4pMdZREFeBs8T8WPs5hoI/eFm9bzgYzb7YnwTTChODVUY3mYsYEyIf0o69 +ZKtt7IHaGxr+GKaoyZLTgL0euAWjKFIqnh1ELtGR1s47tYoxU65E+LEg2HsSIVaJYLV zrM2OLvwIR5TFMwksWaKvQ9rDJxz5QBf5Y0sRkff3S2thvjJU1eL6d6jIgJ/Tw2mvS8H 3GUZdvQanWGazeTG1kywREsDBOb5M5ghtryEoICJYJcDZOMm/rsalQkeSwTOPDyhzgNZ ijTBxfeOVhsePwAsyrnZtRWnM8Uq3JgEAQJ4YkibRibf2+SyQMkbq8RLk3GU+Mw0ydeY dZJQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=KrtEyHKh; spf=pass (google.com: domain of linux-kernel+bounces-13901-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-13901-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id bw21-20020a056a02049500b005ce0a03e923si14081043pgb.617.2024.01.01.08.18.25 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jan 2024 08:18:25 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-13901-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=KrtEyHKh; spf=pass (google.com: domain of linux-kernel+bounces-13901-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-13901-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 4652A281A30 for ; Mon, 1 Jan 2024 16:18:25 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id ECD75DF59; Mon, 1 Jan 2024 16:16:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="KrtEyHKh" X-Original-To: linux-kernel@vger.kernel.org Received: from mail-ej1-f48.google.com (mail-ej1-f48.google.com [209.85.218.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A0B50D28E for ; Mon, 1 Jan 2024 16:16:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Received: by mail-ej1-f48.google.com with SMTP id a640c23a62f3a-a27c6c88694so105854266b.3 for ; Mon, 01 Jan 2024 08:16:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1704125776; x=1704730576; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=LxKslzO12Rzu7e9CjOOzNcXsKs1X72Uim34HnVRTS1M=; b=KrtEyHKhXq354G8NcZ8Phnheya/r6ubKA8LTC7OQwpBLXQz0NQu8ucXbcV7mBwgMVh Js0Oz0qTYki/T2mPKwyei5xTA8vMkT5o6sppQcL2LOtkoi8KsQdt3q24ZLL4bY5i/xlx 3QnTvtUMghEyQvlANVs27Iv+Rtkn/s6edCiQc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704125776; x=1704730576; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=LxKslzO12Rzu7e9CjOOzNcXsKs1X72Uim34HnVRTS1M=; b=NP2wkB5dFMZq/gGvStN6+rfcMhaN6PyvlQdlSD+oPstBv55EzO9jtkhlp+R9o9wS5p jaVWah7jTYo8YZT82myo3tdJ80Mu70X/O+K2oHZ/X2OnU7AqPbbQqoCXYTgEOlUZRfbX fJLu9/k21snxOOhWq2pAUpWIjurUjYJJMkWSOFK85Ts+u/W4rdX1YvPvxZw6ePm013rb 0JCf/naCLxhdfqiSAbeywGNSgc/KRidsZQieNbihG2aFbFKUf06kDbHT/S6G1E2GSK+W 3eTS8QQ9YA0W5LS7RWDMsTMu2g/6D7PN/O5zH+/G3g4eVZNtuYwqQ2mlzttu8vnQegMW EgMA== X-Gm-Message-State: AOJu0YyMF8vOch81WNDeUwkyvPInUsY7zb2WDftx/TE8HdZpnMot+kHf 7zIU3DGZ5HXXW0+HucuhpNPBD+w6d9fbuAz4LlxGa0ENZLg= X-Received: by 2002:a50:fa81:0:b0:556:202d:c6a9 with SMTP id w1-20020a50fa81000000b00556202dc6a9mr1953880edr.7.1704125775927; Mon, 01 Jan 2024 08:16:15 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-48-44-179.retail.telecomitalia.it. [82.48.44.179]) by smtp.gmail.com with ESMTPSA id ep16-20020a1709069b5000b00a27d5e9b3ebsm1897857ejc.105.2024.01.01.08.16.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jan 2024 08:16:15 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Alexandre Torgue , Dario Binacchi , Daniel Vetter , David Airlie , Jessica Zhang , Linus Walleij , Maarten Lankhorst , Maxime Ripard , Neil Armstrong , Sam Ravnborg , Thomas Zimmermann , dri-devel@lists.freedesktop.org Subject: [PATCH v2 7/8] drm/panel: nt35510: move hardwired parameters to configuration Date: Mon, 1 Jan 2024 17:15:50 +0100 Message-ID: <20240101161601.2232247-8-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240101161601.2232247-1-dario.binacchi@amarulasolutions.com> References: <20240101161601.2232247-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1786905525436404503 X-GMAIL-MSGID: 1786905525436404503 This patch, preparatory for future developments, move the hardwired parameters to configuration data to allow the addition of new NT35510-based panels. Signed-off-by: Dario Binacchi --- Changes in v2: - Re-write the patch [7/8] "drm/panel: nt35510: refactor panel initialization" in the same style as the original driver in order to maintain the same structure. drivers/gpu/drm/panel/panel-novatek-nt35510.c | 140 ++++++++++++++---- 1 file changed, 115 insertions(+), 25 deletions(-) diff --git a/drivers/gpu/drm/panel/panel-novatek-nt35510.c b/drivers/gpu/drm/panel/panel-novatek-nt35510.c index d6dceb858008..ce8969f48286 100644 --- a/drivers/gpu/drm/panel/panel-novatek-nt35510.c +++ b/drivers/gpu/drm/panel/panel-novatek-nt35510.c @@ -171,6 +171,10 @@ struct nt35510_config { * timing in the display controller. */ const struct drm_display_mode mode; + /** + * @mode_flags: DSI operation mode related flags + */ + unsigned long mode_flags; /** * @avdd: setting for AVDD ranging from 0x00 = 6.5V to 0x14 = 4.5V * in 0.1V steps the default is 0x05 which means 6.0V @@ -273,6 +277,100 @@ struct nt35510_config { * same layout of bytes as @vgp. */ u8 vgn[NT35510_P1_VGN_LEN]; + /** + * @dopctr: setting optional control for display + * ERR bits 0..1 in the first byte is the ERR pin output signal setting. + * 0 = Disable, ERR pin output low + * 1 = ERR pin output CRC error only + * 2 = ERR pin output ECC error only + * 3 = ERR pin output CRC and ECC error + * The default is 0. + * N565 bit 2 in the first byte is the 16-bit/pixel format selection. + * 0 = R[4:0] + G[5:3] & G[2:0] + B[4:0] + * 1 = G[2:0] + R[4:0] & B[4:0] + G[5:3] + * The default is 0. + * DIS_EoTP_HS bit 3 in the first byte is "DSI protocol violation" error + * reporting. + * 0 = reporting when error + * 1 = not reporting when error + * DSIM bit 4 in the first byte is the video mode data type enable + * 0 = Video mode data type disable + * 1 = Video mode data type enable + * The default is 0. + * DSIG bit 5 int the first byte is the generic r/w data type enable + * 0 = Generic r/w disable + * 1 = Generic r/w enable + * The default is 0. + * DSITE bit 6 in the first byte is TE line enable + * 0 = TE line is disabled + * 1 = TE line is enabled + * The default is 0. + * RAMKP bit 7 in the first byte is the frame memory keep/loss in + * sleep-in mode + * 0 = contents loss in sleep-in + * 1 = contents keep in sleep-in + * The default is 0. + * CRL bit 1 in the second byte is the source driver data shift + * direction selection. This bit is XOR operation with bit RSMX + * of 3600h command. + * 0 (RMSX = 0) = S1 -> S1440 + * 0 (RMSX = 1) = S1440 -> S1 + * 1 (RMSX = 0) = S1440 -> S1 + * 1 (RMSX = 1) = S1 -> S1440 + * The default is 0. + * CTB bit 2 in the second byte is the vertical scanning direction + * selection for gate control signals. This bit is XOR operation + * with bit ML of 3600h command. + * 0 (ML = 0) = Forward (top -> bottom) + * 0 (ML = 1) = Reverse (bottom -> top) + * 1 (ML = 0) = Reverse (bottom -> top) + * 1 (ML = 1) = Forward (top -> bottom) + * The default is 0. + * CRGB bit 3 in the second byte is RGB-BGR order selection. This + * bit is XOR operation with bit RGB of 3600h command. + * 0 (RGB = 0) = RGB/Normal + * 0 (RGB = 1) = BGR/RB swap + * 1 (RGB = 0) = BGR/RB swap + * 1 (RGB = 1) = RGB/Normal + * The default is 0. + * TE_PWR_SEL bit 4 in the second byte is the TE output voltage + * level selection (only valid when DSTB_SEL = 0 or DSTB_SEL = 1, + * VSEL = High and VDDI = 1.665~3.3V). + * 0 = TE output voltage level is VDDI + * 1 = TE output voltage level is VDDA + * The default is 0. + */ + u8 dopctr[NT35510_P0_DOPCTR_LEN]; + /** + * @madctl: Memory data access control + * RSMY bit 0 is flip vertical. Flips the display image top to down. + * RSMX bit 1 is flip horizontal. Flips the display image left to right. + * MH bit 2 is the horizontal refresh order. + * RGB bit 3 is the RGB-BGR order. + * 0 = RGB color sequence + * 1 = BGR color sequence + * ML bit 4 is the vertical refresh order. + * MV bit 5 is the row/column exchange. + * MX bit 6 is the column address order. + * MY bit 7 is the row address order. + */ + u8 madctl; + /** + * @sdhdtctr: source output data hold time + * 0x00..0x3F = 0..31.5us in steps of 0.5us + * The default is 0x05 = 2.5us. + */ + u8 sdhdtctr; + /** + * @gseqctr: EQ control for gate signals + * GFEQ_XX[3:0]: time setting of EQ step for falling edge in steps + * of 0.5us. + * The default is 0x07 = 3.5us + * GREQ_XX[7:4]: time setting of EQ step for rising edge in steps + * of 0.5us. + * The default is 0x07 = 3.5us + */ + u8 gseqctr[NT35510_P0_GSEQCTR_LEN]; /** * @sdeqctr: Source driver control settings, first byte is * 0 for mode 1 and 1 for mode 2. Mode 1 uses two steps and @@ -536,46 +634,28 @@ static int nt35510_setup_display(struct nt35510 *nt) { struct mipi_dsi_device *dsi = to_mipi_dsi_device(nt->dev); const struct nt35510_config *conf = nt->conf; - u8 dopctr[NT35510_P0_DOPCTR_LEN]; - u8 gseqctr[NT35510_P0_GSEQCTR_LEN]; u8 dpfrctr[NT35510_P0_DPFRCTR1_LEN]; - /* FIXME: set up any rotation (assume none for now) */ - u8 addr_mode = NT35510_ROTATE_0_SETTING; - u8 val; int ret; - /* Enable TE, EoTP and RGB pixel format */ - dopctr[0] = NT35510_DOPCTR_0_DSITE | NT35510_DOPCTR_0_EOTP | - NT35510_DOPCTR_0_N565; - dopctr[1] = NT35510_DOPCTR_1_CTB; ret = nt35510_send_long(nt, dsi, NT35510_P0_DOPCTR, NT35510_P0_DOPCTR_LEN, - dopctr); + conf->dopctr); if (ret) return ret; - ret = mipi_dsi_dcs_write(dsi, MIPI_DCS_SET_ADDRESS_MODE, &addr_mode, - sizeof(addr_mode)); + ret = mipi_dsi_dcs_write(dsi, MIPI_DCS_SET_ADDRESS_MODE, &conf->madctl, + sizeof(conf->madctl)); if (ret < 0) return ret; - /* - * Source data hold time, default 0x05 = 2.5us - * 0x00..0x3F = 0 .. 31.5us in steps of 0.5us - * 0x0A = 5us - */ - val = 0x0A; - ret = mipi_dsi_dcs_write(dsi, NT35510_P0_SDHDTCTR, &val, - sizeof(val)); + ret = mipi_dsi_dcs_write(dsi, NT35510_P0_SDHDTCTR, &conf->sdhdtctr, + sizeof(conf->sdhdtctr)); if (ret < 0) return ret; - /* EQ control for gate signals, 0x00 = 0 us */ - gseqctr[0] = 0x00; - gseqctr[1] = 0x00; ret = nt35510_send_long(nt, dsi, NT35510_P0_GSEQCTR, NT35510_P0_GSEQCTR_LEN, - gseqctr); + conf->gseqctr); if (ret) return ret; @@ -896,7 +976,6 @@ static int nt35510_probe(struct mipi_dsi_device *dsi) */ dsi->hs_rate = 349440000; dsi->lp_rate = 9600000; - dsi->mode_flags = MIPI_DSI_CLOCK_NON_CONTINUOUS; /* * Every new incarnation of this display must have a unique @@ -908,6 +987,8 @@ static int nt35510_probe(struct mipi_dsi_device *dsi) return -ENODEV; } + dsi->mode_flags = nt->conf->mode_flags; + nt->supplies[0].supply = "vdd"; /* 2.3-4.8 V */ nt->supplies[1].supply = "vddi"; /* 1.65-3.3V */ ret = devm_regulator_bulk_get(dev, ARRAY_SIZE(nt->supplies), @@ -1030,6 +1111,7 @@ static const struct nt35510_config nt35510_hydis_hva40wv1 = { .vtotal = 800 + 2 + 0 + 5, /* VBP = 5 */ .flags = 0, }, + .mode_flags = MIPI_DSI_CLOCK_NON_CONTINUOUS, /* 0x09: AVDD = 5.6V */ .avdd = { 0x09, 0x09, 0x09 }, /* 0x34: PCK = Hsync/2, BTP = 2 x VDDB */ @@ -1050,6 +1132,14 @@ static const struct nt35510_config nt35510_hydis_hva40wv1 = { .vgp = { 0x00, 0xA3, 0x00 }, /* VGMP: 0x0A3 = 5.0375V, VGSP = 0V */ .vgn = { 0x00, 0xA3, 0x00 }, + /* Enable TE, EoTP and RGB pixel format */ + .dopctr = { NT35510_DOPCTR_0_DSITE | NT35510_DOPCTR_0_EOTP | + NT35510_DOPCTR_0_N565, NT35510_DOPCTR_1_CTB }, + .madctl = NT35510_ROTATE_180_SETTING, + /* 0x0A: SDT = 5 us */ + .sdhdtctr = 0x0A, + /* EQ control for gate signals, 0x00 = 0 us */ + .gseqctr = { 0x00, 0x00 }, /* SDEQCTR: source driver EQ mode 2, 2.5 us rise time on each step */ .sdeqctr = { 0x01, 0x05, 0x05, 0x05 }, /* SDVPCTR: Normal operation off color during v porch */ From patchwork Mon Jan 1 16:15:51 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 184174 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:6f82:b0:100:9c79:88ff with SMTP id tb2csp4042974dyb; Mon, 1 Jan 2024 08:18:41 -0800 (PST) X-Google-Smtp-Source: AGHT+IH7hUO1E2FsGD94tmK2a1rZpCHJ8hF/8t5SPBRwS40Mwx5uO6k3b8wGLwKpZ6OuTVxp5jhy X-Received: by 2002:aa7:ce02:0:b0:556:6718:e35b with SMTP id d2-20020aa7ce02000000b005566718e35bmr693585edv.54.1704125920838; Mon, 01 Jan 2024 08:18:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1704125920; cv=none; d=google.com; s=arc-20160816; b=cDMO7ps8Ug4BKEV9zFjvfGZ5WkiWOfvu4bUx6xttljKKWTgt0Nlyv0b0bpEU8TqZCW /Jxs7oOGk+DhKKeSmMdBXgdKExP32HVERhmNv/YtV6847JFHHxZJ5GxRgwLSFlcUSOrp bkSPeJoeKIbLyfgzKmbPiXhDXPGYLyy6wFo7b7hdli5UeYg2gpndanMumNPTIKUJEOg1 Jmlz3cj5+Bg/QT70kcjQfZthPSadvYZqfZGeEPAg/sEzKU6pPy7lAMrYcu27khBMks8A t8vg3Au2zCn+6JSjYLH/sQbdMbS09TK9MOygPQr0slnRc712xq9QNu1ly1e4hQdgTG4e m8Nw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=OLuOdUTWrD+cyl9MVuKo+9vcnYS2f2eibFrlF4JAbhM=; fh=LxW2lm9EXaAAWVYvTkRHJEwtDqo5+5rTSh+cuVdTysw=; b=n5UGuwx/JORhefAgwl1Tp9ZAZjh2EQfQOjAPwsdLIIkj2oG/EL/PXjSHbDgUOLr3mI UaQsrAU1oaj5bCnEk1iq6sV/PUYurQMZoLVpv09G/QBomHIRk1e8fIiJtWEB8hzX8fl4 LXBJCEiqdzOVHbK1i9liSfEzUF4+ScKWCe/hW6KnS7K56fjzuzhyGasyMJkvKZdlA4J6 7AsmiAbWGVUdAUfTamDscnVGpVKkZGecpEJkYPzKQ+l/HG0c4sAxVJbW+ZB/Kd7EZwK/ qoLub6O20ADG3duGAcyeL9wJxyEn3nBPBWUvgteVjP/+ofeI0201xzRpHk684cyO2kQF FtTQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="Ea/PrswL"; spf=pass (google.com: domain of linux-kernel+bounces-13902-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-13902-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [147.75.80.249]) by mx.google.com with ESMTPS id v10-20020a056402348a00b005536add9b4esi10518231edc.582.2024.01.01.08.18.40 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jan 2024 08:18:40 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-13902-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="Ea/PrswL"; spf=pass (google.com: domain of linux-kernel+bounces-13902-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-13902-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 1932D1F2165A for ; Mon, 1 Jan 2024 16:18:40 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id E04ACE56A; Mon, 1 Jan 2024 16:16:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="Ea/PrswL" X-Original-To: linux-kernel@vger.kernel.org Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 57FC6D51E for ; Mon, 1 Jan 2024 16:16:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-40d4a7f0c4dso81359345e9.1 for ; Mon, 01 Jan 2024 08:16:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1704125777; x=1704730577; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=OLuOdUTWrD+cyl9MVuKo+9vcnYS2f2eibFrlF4JAbhM=; b=Ea/PrswLaFRLH1nAY2sOe3+oAWBYuGWWoNV94AdNh/QNw0ljJzcPTdV2Ekl9enf125 KmVL8Ni9wkG5mVZ6DWKnlkfnOHZKGBa+wwK6bYWdNv5cY2TXf/Lyn1VFcQjdO9FwMsb8 SA1uezy+nQLXFuHqq3kKEhXzkJtbTXhYmu6R0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704125777; x=1704730577; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=OLuOdUTWrD+cyl9MVuKo+9vcnYS2f2eibFrlF4JAbhM=; b=sm/m3UEheuLGQDbvhqd+atKClz9nlT1fJkwalIZObI9n9lopydrkkGFu7sWR+No0tb DR8sqd2CBFM/6zo2UXvu/KGnkQ//g4vh8sFrLxYpoIyT+Fnz8E+Tdbm6iH6q5bYPSbjM +YzX2u62fYdmru4gyMe8C3XTzYNU5vWUp6sxM+21S0ypvCuHzu7/+/QHU1sXpXUhACmA 3nogmHkzrSXjmIceA+1I1g9O46pl5EXWEFmodcdFDBYiQ76ozEYpxDPgzhhnrM4uwHb3 o/jWtMCMm+ZBYiQZBYIjAotcniYWWpet6wzas3cGDe65vMWV7pU24KXNESqEzRiFRsbx 0ONA== X-Gm-Message-State: AOJu0Yz+mHAFoIvYyJLunKMo6bfOCOKHSQwEXPxw84Qmj1DitJMOak56 PQ5B3LLHmOhtqKZDcyok7CLHCjuT+AHwnEKa67uAjy/PNPg= X-Received: by 2002:a05:600c:ac9:b0:40d:5c7e:6f69 with SMTP id c9-20020a05600c0ac900b0040d5c7e6f69mr4382882wmr.147.1704125777314; Mon, 01 Jan 2024 08:16:17 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-48-44-179.retail.telecomitalia.it. [82.48.44.179]) by smtp.gmail.com with ESMTPSA id ep16-20020a1709069b5000b00a27d5e9b3ebsm1897857ejc.105.2024.01.01.08.16.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jan 2024 08:16:17 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Alexandre Torgue , Dario Binacchi , Daniel Vetter , David Airlie , Jessica Zhang , Linus Walleij , Maarten Lankhorst , Maxime Ripard , Neil Armstrong , Sam Ravnborg , Thomas Zimmermann , dri-devel@lists.freedesktop.org Subject: [PATCH v2 8/8] drm/panel: nt35510: support FRIDA FRD400B25025-A-CTK Date: Mon, 1 Jan 2024 17:15:51 +0100 Message-ID: <20240101161601.2232247-9-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240101161601.2232247-1-dario.binacchi@amarulasolutions.com> References: <20240101161601.2232247-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1786905541867898850 X-GMAIL-MSGID: 1786905541867898850 The initialization commands are taken from the STMicroelectronics driver found at [1]. To ensure backward compatibility, flags have been added to enable gamma correction setting and display control. In other cases, registers have been set to their default values according to the specifications found in the datasheet. [1] https://github.com/STMicroelectronics/STM32CubeF7/blob/master/Drivers/BSP/Components/nt35510/ Signed-off-by: Dario Binacchi --- Changes in v2: - Re-write the patch [8/8] "drm/panel: nt35510: support FRIDA FRD400B25025-A-CTK" in the same style as the original driver. drivers/gpu/drm/panel/panel-novatek-nt35510.c | 282 ++++++++++++++++-- 1 file changed, 251 insertions(+), 31 deletions(-) diff --git a/drivers/gpu/drm/panel/panel-novatek-nt35510.c b/drivers/gpu/drm/panel/panel-novatek-nt35510.c index ce8969f48286..c85dd0d0829d 100644 --- a/drivers/gpu/drm/panel/panel-novatek-nt35510.c +++ b/drivers/gpu/drm/panel/panel-novatek-nt35510.c @@ -36,6 +36,9 @@ #include #include +#define NT35510_CMD_CORRECT_GAMMA BIT(0) +#define NT35510_CMD_CONTROL_DISPLAY BIT(1) + #define MCS_CMD_MAUCCTR 0xF0 /* Manufacturer command enable */ #define MCS_CMD_READ_ID1 0xDA #define MCS_CMD_READ_ID2 0xDB @@ -112,18 +115,33 @@ /* AVDD and AVEE setting 3 bytes */ #define NT35510_P1_AVDD_LEN 3 #define NT35510_P1_AVEE_LEN 3 +#define NT35510_P1_VCL_LEN 3 #define NT35510_P1_VGH_LEN 3 #define NT35510_P1_VGL_LEN 3 #define NT35510_P1_VGP_LEN 3 #define NT35510_P1_VGN_LEN 3 +#define NT35510_P1_VCMOFF_LEN 2 /* BT1CTR thru BT5CTR setting 3 bytes */ #define NT35510_P1_BT1CTR_LEN 3 #define NT35510_P1_BT2CTR_LEN 3 +#define NT35510_P1_BT3CTR_LEN 3 #define NT35510_P1_BT4CTR_LEN 3 #define NT35510_P1_BT5CTR_LEN 3 /* 52 gamma parameters times two per color: positive and negative */ #define NT35510_P1_GAMMA_LEN 52 +#define NT35510_WRCTRLD_BCTRL BIT(5) +#define NT35510_WRCTRLD_A BIT(4) +#define NT35510_WRCTRLD_DD BIT(3) +#define NT35510_WRCTRLD_BL BIT(2) +#define NT35510_WRCTRLD_DB BIT(1) +#define NT35510_WRCTRLD_G BIT(0) + +#define NT35510_WRCABC_OFF 0 +#define NT35510_WRCABC_UI_MODE 1 +#define NT35510_WRCABC_STILL_MODE 2 +#define NT35510_WRCABC_MOVING_MODE 3 + /** * struct nt35510_config - the display-specific NT35510 configuration * @@ -175,6 +193,10 @@ struct nt35510_config { * @mode_flags: DSI operation mode related flags */ unsigned long mode_flags; + /** + * @cmds: enable DSI commands + */ + u32 cmds; /** * @avdd: setting for AVDD ranging from 0x00 = 6.5V to 0x14 = 4.5V * in 0.1V steps the default is 0x05 which means 6.0V @@ -224,6 +246,25 @@ struct nt35510_config { * The defaults are 4 and 3 yielding 0x34 */ u8 bt2ctr[NT35510_P1_BT2CTR_LEN]; + /** + * @vcl: setting for VCL ranging from 0x00 = -2.5V to 0x11 = -4.0V + * in 1V steps, the default is 0x00 which means -2.5V + */ + u8 vcl[NT35510_P1_VCL_LEN]; + /** + * @bt3ctr: setting for boost power control for the VCL step-up + * circuit (3) + * bits 0..2 in the lower nibble controls CLCK, the booster clock + * frequency, the values are the same as for PCK in @bt1ctr. + * bits 4..5 in the upper nibble controls BTCL, the boosting + * amplification for the step-up circuit. + * 0 = Disable + * 1 = -0.5 x VDDB + * 2 = -1 x VDDB + * 3 = -2 x VDDB + * The defaults are 4 and 2 yielding 0x24 + */ + u8 bt3ctr[NT35510_P1_BT3CTR_LEN]; /** * @vgh: setting for VGH ranging from 0x00 = 7.0V to 0x0B = 18.0V * in 1V steps, the default is 0x08 which means 15V @@ -277,6 +318,19 @@ struct nt35510_config { * same layout of bytes as @vgp. */ u8 vgn[NT35510_P1_VGN_LEN]; + /** + * @vcmoff: setting the DC VCOM offset voltage + * The first byte contains bit 8 of VCM in bit 0 and VCMOFFSEL in bit 4. + * The second byte contains bits 0..7 of VCM. + * VCMOFFSEL the common voltage offset mode. + * VCMOFFSEL 0x00 = VCOM .. 0x01 Gamma. + * The default is 0x00. + * VCM the VCOM output voltage (VCMOFFSEL = 0) or the internal register + * offset for gamma voltage (VCMOFFSEL = 1). + * VCM 0x00 = 0V/0 .. 0x118 = 3.5V/280 in steps of 12.5mV/1step + * The default is 0x00 = 0V/0. + */ + u8 vcmoff[NT35510_P1_VCMOFF_LEN]; /** * @dopctr: setting optional control for display * ERR bits 0..1 in the first byte is the ERR pin output signal setting. @@ -441,6 +495,43 @@ struct nt35510_config { * @gamma_corr_neg_b: Blue gamma correction parameters, negative */ u8 gamma_corr_neg_b[NT35510_P1_GAMMA_LEN]; + /** + * @wrdisbv: write display brightness + * 0x00 value means the lowest brightness and 0xff value means + * the highest brightness. + * The default is 0x00. + */ + u8 wrdisbv; + /** + * @wrctrld: write control display + * G bit 0 selects gamma curve: 0 = Manual, 1 = Automatic + * DB bit 1 selects display brightness: 0 = Manual, 1 = Automatic + * BL bit 2 controls backlight control: 0 = Off, 1 = On + * DD bit 3 controls display dimming: 0 = Off, 1 = On + * A bit 4 controls LABC block: 0 = Off, 1 = On + * BCTRL bit 5 controls brightness block: 0 = Off, 1 = On + */ + u8 wrctrld; + /** + * @wrcabc: write content adaptive brightness control + * There is possible to use 4 different modes for content adaptive + * image functionality: + * 0: Off + * 1: User Interface Image (UI-Mode) + * 2: Still Picture Image (Still-Mode) + * 3: Moving Picture Image (Moving-Mode) + * The default is 0 + */ + u8 wrcabc; + /** + * @wrcabcmb: write CABC minimum brightness + * Set the minimum brightness value of the display for CABC + * function. + * 0x00 value means the lowest brightness for CABC and 0xff + * value means the highest brightness for CABC. + * The default is 0x00. + */ + u8 wrcabcmb; }; /** @@ -584,6 +675,16 @@ static int nt35510_setup_power(struct nt35510 *nt) nt->conf->bt2ctr); if (ret) return ret; + ret = nt35510_send_long(nt, dsi, NT35510_P1_SETVCL, + NT35510_P1_VCL_LEN, + nt->conf->vcl); + if (ret) + return ret; + ret = nt35510_send_long(nt, dsi, NT35510_P1_BT3CTR, + NT35510_P1_BT3CTR_LEN, + nt->conf->bt3ctr); + if (ret) + return ret; ret = nt35510_send_long(nt, dsi, NT35510_P1_SETVGH, NT35510_P1_VGH_LEN, nt->conf->vgh); @@ -620,6 +721,12 @@ static int nt35510_setup_power(struct nt35510 *nt) if (ret) return ret; + ret = nt35510_send_long(nt, dsi, NT35510_P1_SETVCMOFF, + NT35510_P1_VCMOFF_LEN, + nt->conf->vcmoff); + if (ret) + return ret; + /* Typically 10 ms */ usleep_range(10000, 20000); @@ -799,36 +906,38 @@ static int nt35510_power_on(struct nt35510 *nt) if (ret) return ret; - ret = nt35510_send_long(nt, dsi, NT35510_P1_SET_GAMMA_RED_POS, - NT35510_P1_GAMMA_LEN, - nt->conf->gamma_corr_pos_r); - if (ret) - return ret; - ret = nt35510_send_long(nt, dsi, NT35510_P1_SET_GAMMA_GREEN_POS, - NT35510_P1_GAMMA_LEN, - nt->conf->gamma_corr_pos_g); - if (ret) - return ret; - ret = nt35510_send_long(nt, dsi, NT35510_P1_SET_GAMMA_BLUE_POS, - NT35510_P1_GAMMA_LEN, - nt->conf->gamma_corr_pos_b); - if (ret) - return ret; - ret = nt35510_send_long(nt, dsi, NT35510_P1_SET_GAMMA_RED_NEG, - NT35510_P1_GAMMA_LEN, - nt->conf->gamma_corr_neg_r); - if (ret) - return ret; - ret = nt35510_send_long(nt, dsi, NT35510_P1_SET_GAMMA_GREEN_NEG, - NT35510_P1_GAMMA_LEN, - nt->conf->gamma_corr_neg_g); - if (ret) - return ret; - ret = nt35510_send_long(nt, dsi, NT35510_P1_SET_GAMMA_BLUE_NEG, - NT35510_P1_GAMMA_LEN, - nt->conf->gamma_corr_neg_b); - if (ret) - return ret; + if (nt->conf->cmds & NT35510_CMD_CORRECT_GAMMA) { + ret = nt35510_send_long(nt, dsi, NT35510_P1_SET_GAMMA_RED_POS, + NT35510_P1_GAMMA_LEN, + nt->conf->gamma_corr_pos_r); + if (ret) + return ret; + ret = nt35510_send_long(nt, dsi, NT35510_P1_SET_GAMMA_GREEN_POS, + NT35510_P1_GAMMA_LEN, + nt->conf->gamma_corr_pos_g); + if (ret) + return ret; + ret = nt35510_send_long(nt, dsi, NT35510_P1_SET_GAMMA_BLUE_POS, + NT35510_P1_GAMMA_LEN, + nt->conf->gamma_corr_pos_b); + if (ret) + return ret; + ret = nt35510_send_long(nt, dsi, NT35510_P1_SET_GAMMA_RED_NEG, + NT35510_P1_GAMMA_LEN, + nt->conf->gamma_corr_neg_r); + if (ret) + return ret; + ret = nt35510_send_long(nt, dsi, NT35510_P1_SET_GAMMA_GREEN_NEG, + NT35510_P1_GAMMA_LEN, + nt->conf->gamma_corr_neg_g); + if (ret) + return ret; + ret = nt35510_send_long(nt, dsi, NT35510_P1_SET_GAMMA_BLUE_NEG, + NT35510_P1_GAMMA_LEN, + nt->conf->gamma_corr_neg_b); + if (ret) + return ret; + } /* Set up stuff in manufacturer control, page 0 */ ret = nt35510_send_long(nt, dsi, MCS_CMD_MAUCCTR, @@ -907,6 +1016,26 @@ static int nt35510_prepare(struct drm_panel *panel) /* Up to 120 ms */ usleep_range(120000, 150000); + if (nt->conf->cmds & NT35510_CMD_CONTROL_DISPLAY) { + ret = mipi_dsi_dcs_write(dsi, MIPI_DCS_WRITE_CONTROL_DISPLAY, + &nt->conf->wrctrld, + sizeof(nt->conf->wrctrld)); + if (ret < 0) + return ret; + + ret = mipi_dsi_dcs_write(dsi, MIPI_DCS_WRITE_POWER_SAVE, + &nt->conf->wrcabc, + sizeof(nt->conf->wrcabc)); + if (ret < 0) + return ret; + + ret = mipi_dsi_dcs_write(dsi, MIPI_DCS_SET_CABC_MIN_BRIGHTNESS, + &nt->conf->wrcabcmb, + sizeof(nt->conf->wrcabcmb)); + if (ret < 0) + return ret; + } + ret = mipi_dsi_dcs_set_display_on(dsi); if (ret) { dev_err(nt->dev, "failed to turn display on (%d)\n", ret); @@ -1033,7 +1162,10 @@ static int nt35510_probe(struct mipi_dsi_device *dsi) return PTR_ERR(bl); } bl->props.max_brightness = 255; - bl->props.brightness = 255; + if (nt->conf->cmds & NT35510_CMD_CONTROL_DISPLAY) + bl->props.brightness = nt->conf->wrdisbv; + else + bl->props.brightness = 255; bl->props.power = FB_BLANK_POWERDOWN; nt->panel.backlight = bl; } @@ -1112,6 +1244,7 @@ static const struct nt35510_config nt35510_hydis_hva40wv1 = { .flags = 0, }, .mode_flags = MIPI_DSI_CLOCK_NON_CONTINUOUS, + .cmds = NT35510_CMD_CORRECT_GAMMA, /* 0x09: AVDD = 5.6V */ .avdd = { 0x09, 0x09, 0x09 }, /* 0x34: PCK = Hsync/2, BTP = 2 x VDDB */ @@ -1120,6 +1253,10 @@ static const struct nt35510_config nt35510_hydis_hva40wv1 = { .avee = { 0x09, 0x09, 0x09 }, /* 0x24: NCK = Hsync/2, BTN = -2 x VDDB */ .bt2ctr = { 0x24, 0x24, 0x24 }, + /* VBCLA: -2.5V, VBCLB: -2.5V, VBCLC: -2.5V */ + .vcl = { 0x00, 0x00, 0x00 }, + /* 0x24: CLCK = Hsync/2, BTN = -1 x VDDB */ + .bt3ctr = { 0x24, 0x24, 0x24 }, /* 0x05 = 12V */ .vgh = { 0x05, 0x05, 0x05 }, /* 0x24: NCKA = Hsync/2, VGH = 2 x AVDD - AVEE */ @@ -1132,6 +1269,8 @@ static const struct nt35510_config nt35510_hydis_hva40wv1 = { .vgp = { 0x00, 0xA3, 0x00 }, /* VGMP: 0x0A3 = 5.0375V, VGSP = 0V */ .vgn = { 0x00, 0xA3, 0x00 }, + /* VCMOFFSEL = VCOM voltage offset mode, VCM = 0V */ + .vcmoff = { 0x00, 0x00 }, /* Enable TE, EoTP and RGB pixel format */ .dopctr = { NT35510_DOPCTR_0_DSITE | NT35510_DOPCTR_0_EOTP | NT35510_DOPCTR_0_N565, NT35510_DOPCTR_1_CTB }, @@ -1163,7 +1302,88 @@ static const struct nt35510_config nt35510_hydis_hva40wv1 = { .gamma_corr_neg_b = { NT35510_GAMMA_NEG_DEFAULT }, }; +static const struct nt35510_config nt35510_frida_frd400b25025 = { + .width_mm = 52, + .height_mm = 86, + .mode = { + .clock = 23000, + .hdisplay = 480, + .hsync_start = 480 + 34, /* HFP = 34 */ + .hsync_end = 480 + 34 + 2, /* HSync = 2 */ + .htotal = 480 + 34 + 2 + 34, /* HBP = 34 */ + .vdisplay = 800, + .vsync_start = 800 + 15, /* VFP = 15 */ + .vsync_end = 800 + 15 + 12, /* VSync = 12 */ + .vtotal = 800 + 15 + 12 + 15, /* VBP = 15 */ + .flags = 0, + }, + .mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST | + MIPI_DSI_MODE_LPM, + .cmds = NT35510_CMD_CONTROL_DISPLAY, + /* 0x03: AVDD = 6.2V */ + .avdd = { 0x03, 0x03, 0x03 }, + /* 0x46: PCK = 2 x Hsync, BTP = 2.5 x VDDB */ + .bt1ctr = { 0x46, 0x46, 0x46 }, + /* 0x03: AVEE = -6.2V */ + .avee = { 0x03, 0x03, 0x03 }, + /* 0x36: PCK = 2 x Hsync, BTP = 2 x VDDB */ + .bt2ctr = { 0x36, 0x36, 0x36 }, + /* VBCLA: -2.5V, VBCLB: -2.5V, VBCLC: -3.5V */ + .vcl = { 0x00, 0x00, 0x02 }, + /* 0x26: CLCK = 2 x Hsync, BTN = -1 x VDDB */ + .bt3ctr = { 0x26, 0x26, 0x26 }, + /* 0x09 = 16V */ + .vgh = { 0x09, 0x09, 0x09 }, + /* 0x36: HCK = 2 x Hsync, VGH = 2 x AVDD - AVEE */ + .bt4ctr = { 0x36, 0x36, 0x36 }, + /* 0x08 = -10V */ + .vgl = { 0x08, 0x08, 0x08 }, + /* 0x26: LCK = 2 x Hsync, VGL = AVDD + VCL - AVDD */ + .bt5ctr = { 0x26, 0x26, 0x26 }, + /* VGMP: 0x080 = 4.6V, VGSP = 0V */ + .vgp = { 0x00, 0x80, 0x00 }, + /* VGMP: 0x080 = 4.6V, VGSP = 0V */ + .vgn = { 0x00, 0x80, 0x00 }, + /* VCMOFFSEL = VCOM voltage offset mode, VCM = -1V */ + .vcmoff = { 0x00, 0x50 }, + .dopctr = { NT35510_DOPCTR_0_RAMKP | NT35510_DOPCTR_0_DSITE | + NT35510_DOPCTR_0_DSIG | NT35510_DOPCTR_0_DSIM | + NT35510_DOPCTR_0_EOTP | NT35510_DOPCTR_0_N565, 0 }, + .madctl = NT35510_ROTATE_180_SETTING, + /* 0x03: SDT = 1.5 us */ + .sdhdtctr = 0x03, + /* EQ control for gate signals, 0x00 = 0 us */ + .gseqctr = { 0x00, 0x00 }, + /* SDEQCTR: source driver EQ mode 2, 1 us rise time on each step */ + .sdeqctr = { 0x01, 0x02, 0x02, 0x02 }, + /* SDVPCTR: Normal operation off color during v porch */ + .sdvpctr = 0x01, + /* T1: number of pixel clocks on one scanline: 0x184 = 389 clocks */ + .t1 = 0x0184, + /* VBP: vertical back porch toward the panel */ + .vbp = 0x1C, + /* VFP: vertical front porch toward the panel */ + .vfp = 0x1C, + /* PSEL: divide pixel clock 23MHz with 1 (no clock downscaling) */ + .psel = 0, + /* DPTMCTR12: 0x03: LVGL = VGLX, overlap mode, swap R->L O->E */ + .dpmctr12 = { 0x03, 0x00, 0x00, }, + /* write display brightness */ + .wrdisbv = 0x7f, + /* write control display */ + .wrctrld = NT35510_WRCTRLD_BCTRL | NT35510_WRCTRLD_DD | + NT35510_WRCTRLD_BL, + /* write content adaptive brightness control */ + .wrcabc = NT35510_WRCABC_STILL_MODE, + /* write CABC minimum brightness */ + .wrcabcmb = 0xff, +}; + static const struct of_device_id nt35510_of_match[] = { + { + .compatible = "frida,frd400b25025", + .data = &nt35510_frida_frd400b25025, + }, { .compatible = "hydis,hva40wv1", .data = &nt35510_hydis_hva40wv1,