From patchwork Sat Dec 23 12:39:57 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Li, Pan2" X-Patchwork-Id: 182955 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:2483:b0:fb:cd0c:d3e with SMTP id q3csp1648185dyi; Sat, 23 Dec 2023 04:40:31 -0800 (PST) X-Google-Smtp-Source: AGHT+IG8mQP7b8qqEk0ZzOZ87hX+PT4VnNMrDs28Y4VCLQ/ymKJPYLQ+Icf69R9KoIqAWbllrxkA X-Received: by 2002:a05:620a:22ab:b0:781:63d:860 with SMTP id p11-20020a05620a22ab00b00781063d0860mr4266287qkh.21.1703335231109; Sat, 23 Dec 2023 04:40:31 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1703335231; cv=pass; d=google.com; s=arc-20160816; b=tFIowkQl6CJSj/BlULC+Z0BuP5g5+nHQDq2ijDVqkHjrvVB0tWgqnNpa7F8ndBEiKQ H0XLI94cAHmqUKCuEiyEjX7zv5iJ2v7qpXz8Agd8YvH3mZbk1vazk90UsAtLv/XCepzU rxWm61RWpklzFYy+iKqe6ZjCe9G70CxHRhX2zmkZ5x4HcI2nz9OMLUTAAyqG5uXRyIT3 AKWc2BhZvnhzkVMUvyOG5iqKC4ShMHNAiz495IjAy9g0s8OYTrj4ut0fcExXTEXWRKEW 2ErMA4BDpYDfJwqOynJBzLxy+VXroQBzsuoa6+Py/2W3QXE4rx1v7+hQnYRDvj+0izj/ Fq3A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature:arc-filter:dmarc-filter:delivered-to; bh=/zpZxehac7e8rB7WXgdYaPwQ0DbZANi71robmistCFY=; fh=DPA3zZdLpfDgcTn0u29FfArXP1hmacBF3VQ2hdzR04s=; b=to5I/h5y5u6Blu6JBe2YeYz4CdRxkunKIi2S35Hc6zCRstTSB10hSUqWMy6YfoDVeo 9H3izRm3MginglG4IWtdvuitDCAyO2XpNEEEHrLGay1agnjboqSE1ITockCDIEAJtPJ+ ViSZdrdYs8gsUaKI1Nxh+fRxe3Hqr78dbge1CiXhN+Bdy9qvqp8uURtE/Nsr1+yavMo6 jzCDuHuvyZ0vUSVcLnzPxLZ4py5bpLr4TxzkBaacW966H+MYxXYPvj2N8N3gWDkNquC2 gsPrRDAzX7nSS/whR8YGpV8TD1mnyRXkQ6DuVVvVY1uFnFuiKyFRODjr65jwUe0wjltr mmAg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=bXla+9gC; arc=pass (i=1); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id w11-20020a05620a424b00b00780fa07e4ecsi6840616qko.428.2023.12.23.04.40.30 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 23 Dec 2023 04:40:31 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=bXla+9gC; arc=pass (i=1); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id B2ECD38582B4 for ; Sat, 23 Dec 2023 12:40:30 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mgamail.intel.com (mgamail.intel.com [134.134.136.126]) by sourceware.org (Postfix) with ESMTPS id BDEC13858D33 for ; Sat, 23 Dec 2023 12:40:04 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org BDEC13858D33 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org BDEC13858D33 Authentication-Results: server2.sourceware.org; arc=none smtp.remote-ip=134.134.136.126 ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1703335206; cv=none; b=aK+DV2pllsS/0V7bddLl3xWujW4UcmmuYbDMFfdYL5k7UZrHYXIg7Xhv5Fk2YNwdztY1puEouYHK10+5OKdcPXpR4EFSP3TMks6FKOFvPLH1pw/l7Om8/YTwMMe+Is2grd9zOsp+F5CGiTBoIijq1mDVhOXF8rJJwfO4LvZWSQc= ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1703335206; c=relaxed/simple; bh=tNDOSfoKs0Dhb0RHtZxwIuRE0guVjjmVSH736QIskx4=; h=DKIM-Signature:From:To:Subject:Date:Message-Id:MIME-Version; b=jQA/nUHfMJ+kmLWjsgARLvKFaBvnRWqrzGVn+tVWuS/U1DTbcqn3XHmPAL72UZ3m7iuTUDXly2/QjgPfI2s2abN7DZ+shB1CeuQjkXnWI1MmyzrCHvvGl8j+SgkI88DWctUf2NAuJMVbX76X0iwotmJ/8Be3xOt6s+hdyehhDsM= ARC-Authentication-Results: i=1; server2.sourceware.org DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1703335204; x=1734871204; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=tNDOSfoKs0Dhb0RHtZxwIuRE0guVjjmVSH736QIskx4=; b=bXla+9gC7uZz8zvqHJV7mHrMU2jBEZcFjo+T5v4XqlAC/K1uandOoufD LWyWoW/F02eaeJvBORyzp6v9z+rugzyv5+WzbFhYb+jpTICOszV/Zp0jj QvQ6g15tHEkHYBb+gVgC74jisrvdH4QUwg1Ajr4wXPAbSc1NY5YwaM7Fu +XmbMylXG/OttXcQxf4mC7u37rdKhWaefVwvnqEcH+LebYYjQbEZXSaf1 OSaDoPPfN6eEZI0zurhHuknGTguviqKMoZO/iXZsxVJZhExdeVNeSoZ0F +sZ0eMoiQUoEF3AtTkGELQDcJr4IEGOXBjQ5ccX+R4LwYWCIM+Q2Tu48E w==; X-IronPort-AV: E=McAfee;i="6600,9927,10932"; a="381176080" X-IronPort-AV: E=Sophos;i="6.04,299,1695711600"; d="scan'208";a="381176080" Received: from orsmga007.jf.intel.com ([10.7.209.58]) by orsmga106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 23 Dec 2023 04:40:02 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10932"; a="770599795" X-IronPort-AV: E=Sophos;i="6.04,299,1695711600"; d="scan'208";a="770599795" Received: from shvmail02.sh.intel.com ([10.239.244.9]) by orsmga007.jf.intel.com with ESMTP; 23 Dec 2023 04:40:00 -0800 Received: from pli-ubuntu.sh.intel.com (pli-ubuntu.sh.intel.com [10.239.159.47]) by shvmail02.sh.intel.com (Postfix) with ESMTP id 1F2FD1005667; Sat, 23 Dec 2023 20:39:59 +0800 (CST) From: pan2.li@intel.com To: gcc-patches@gcc.gnu.org Cc: juzhe.zhong@rivai.ai, pan2.li@intel.com, yanzhang.wang@intel.com, kito.cheng@gmail.com, richard.guenther@gmail.com, jeffreyalaw@gmail.com, tamar.christina@arm.com Subject: [PATCH v2] RISC-V: XFail the signbit-5 run test for RVV Date: Sat, 23 Dec 2023 20:39:57 +0800 Message-Id: <20231223123957.2652658-1-pan2.li@intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20231221022518.4175834-1-pan2.li@intel.com> References: <20231221022518.4175834-1-pan2.li@intel.com> MIME-Version: 1.0 X-Spam-Status: No, score=-11.2 required=5.0 tests=BAYES_00, DKIMWL_WL_HIGH, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, SPF_HELO_NONE, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1785856586097856792 X-GMAIL-MSGID: 1786076443616168585 From: Pan Li This patch would like to XFail the signbit-5 run test case for the RVV. Given the case has one limitation like "This test does not work when the truth type does not match vector type." in the beginning of the test file. Aka, the RVV vector truth type is not integer type. The target board of riscv-sim like below will pick up `-march=rv64gcv` when building the run test elf. Thus, the RVV cannot bypass this test case like aarch64_sve with additional option `-march=armv8-a`. riscv-sim/-march=rv64gcv/-mabi=lp64d/-mcmodel=medlow For RVV, we leverage dg-xfail-run-if for this case like `amdgcn`. The signbit-5.c passed test with below configurations but we need further investigation for the failures of other configurations. * riscv-sim/-march=rv64gcv/-mabi=lp64d/-mcmodel=medlow * riscv-sim/-march=rv64gcv/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=dynamic * riscv-sim/-march=rv64gcv/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=dynamic/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64gcv/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m2 * riscv-sim/-march=rv64gcv/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m2/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64gcv/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m4 * riscv-sim/-march=rv64gcv/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m4/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64gcv/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m8 * riscv-sim/-march=rv64gcv/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m8/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64gcv/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64gcv_zvl1024b/-mabi=lp64d/-mcmodel=medlow * riscv-sim/-march=rv64gcv_zvl1024b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=dynamic * riscv-sim/-march=rv64gcv_zvl1024b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=dynamic/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64gcv_zvl1024b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m2 * riscv-sim/-march=rv64gcv_zvl1024b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m2/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64gcv_zvl1024b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m4 * riscv-sim/-march=rv64gcv_zvl1024b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m4/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64gcv_zvl1024b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m8 * riscv-sim/-march=rv64gcv_zvl1024b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m8/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64gcv_zvl1024b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64gcv_zvl256b/-mabi=lp64d/-mcmodel=medlow * riscv-sim/-march=rv64gcv_zvl256b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=dynamic * riscv-sim/-march=rv64gcv_zvl256b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=dynamic/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64gcv_zvl256b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m2 * riscv-sim/-march=rv64gcv_zvl256b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m2/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64gcv_zvl256b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m4 * riscv-sim/-march=rv64gcv_zvl256b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m4/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64gcv_zvl256b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m8 * riscv-sim/-march=rv64gcv_zvl256b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m8/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64gcv_zvl256b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64gcv_zvl512b/-mabi=lp64d/-mcmodel=medlow * riscv-sim/-march=rv64gcv_zvl512b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=dynamic * riscv-sim/-march=rv64gcv_zvl512b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=dynamic/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64gcv_zvl512b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m2 * riscv-sim/-march=rv64gcv_zvl512b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m2/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64gcv_zvl512b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m4 * riscv-sim/-march=rv64gcv_zvl512b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m4/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64gcv_zvl512b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m8 * riscv-sim/-march=rv64gcv_zvl512b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-lmul=m8/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64gcv_zvl512b/-mabi=lp64d/-mcmodel=medlow/--param=riscv-autovec-preference=fixed-vlmax * riscv-sim/-march=rv64imafdcv/-mabi=lp64d/-mcmodel=medlow gcc/testsuite/ChangeLog: * gcc.dg/signbit-5.c: XFail for the riscv_v. Signed-off-by: Pan Li --- gcc/testsuite/gcc.dg/signbit-5.c | 1 + 1 file changed, 1 insertion(+) diff --git a/gcc/testsuite/gcc.dg/signbit-5.c b/gcc/testsuite/gcc.dg/signbit-5.c index 0fad56c0ea8..1e1b237a0e0 100644 --- a/gcc/testsuite/gcc.dg/signbit-5.c +++ b/gcc/testsuite/gcc.dg/signbit-5.c @@ -5,6 +5,7 @@ /* { dg-additional-options "-mno-avx512f" { target { i?86-*-* x86_64-*-* } } } */ /* { dg-additional-options "-march=armv8-a" { target aarch64_sve } } */ /* { dg-xfail-run-if "truth type does not match vector type" { amdgcn-*-* } } */ +/* { dg-xfail-run-if "truth type does not match vector type" { riscv_v } } */ #include