From patchwork Wed Dec 20 08:47:21 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 181542 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:24d3:b0:fb:cd0c:d3e with SMTP id r19csp2501792dyi; Wed, 20 Dec 2023 00:49:32 -0800 (PST) X-Google-Smtp-Source: AGHT+IEQmyO5MMtCck4mEY1s1bJVZ4xqKRpK4Pho+bSyKGjpo+ZE4S5e9f6itRzodrjmT7XF5cll X-Received: by 2002:a05:6e02:2145:b0:35f:b127:c9fd with SMTP id d5-20020a056e02214500b0035fb127c9fdmr6270550ilv.88.1703062172080; Wed, 20 Dec 2023 00:49:32 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1703062172; cv=none; d=google.com; s=arc-20160816; b=EbFzzOkZaDt2T7TM9GQ7sS2EyOiYrhqotNKXYcQvIyzN9GxspiGJvlTlbEpaFonAxS i5JADpYqv5nKKzU7XsHAcnwXbm2DgX9pBnLDWXaDDPYi/clhqeVPJ4Qsao7PlZjLxaU4 yjbfnX832B3P7Ii+VKLCT6Bmq+8gF3ZcAoSweS8SCZ8oPL5KsnePwlu0lqWcpvnYjs8Z PpIidRibOUP4k1mhJF4FhjpUNPhbRRWW44O39agu9aSMZDNahCRJMjdPDIt/Da3zb1gD 4kjNIVDiQanA2te4QzXXfc+fjrRmIFt46uaUQnu1BA8xXuBUSpV4EyjZPGJO7SOlSaoG 8mBA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:cc:to :from:dkim-signature; bh=AkUnotLHiwUHunRMJ74rg2n/XXNGCcUjwtUyRu/WLvI=; fh=fru8Ur4UTRi9IaZbQl8tRNQrUlXosUKD6+6tuHUTGWg=; b=Giqt/tX3+8/REFh3uOtF4HW9XNPz4W+bNvl5ao/MEWkrCBz3q8STwOWObTrKXLIHXK Wo8aZo3nc9iVF8Hf1zPE6KstxK78wKeyzFC0i+cNDysM6beD8zX1g0oT9ZzNp06qWjsF GA4DxBxl4fmGrOa/yBNKhgjiGoItrNC6s8pZs+3wp6kAAeG9Hwbq9FqxjtKHk7sKt15R VJwQGyPdcoe5E/7ydZ4QGMKRZLFu+DfqFR4u+4S8yOEdBuIw1gBHMh7mQvb7Rv10xT3M faQoX15adJIKTtxEzgEqlBddx+x7UfoeV2ppeFBMu6yV6S3ynMfPRv45YjZOc0bkIrvm f54A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ZxmMoY3s; spf=pass (google.com: domain of linux-kernel+bounces-6600-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-6600-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id a3-20020a631a43000000b005c6c9572a4esi20823513pgm.582.2023.12.20.00.49.31 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Dec 2023 00:49:32 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-6600-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ZxmMoY3s; spf=pass (google.com: domain of linux-kernel+bounces-6600-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-6600-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 03F2E288BE8 for ; Wed, 20 Dec 2023 08:49:13 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 8F93320B36; Wed, 20 Dec 2023 08:47:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="ZxmMoY3s" X-Original-To: linux-kernel@vger.kernel.org Received: from mail-qv1-f48.google.com (mail-qv1-f48.google.com [209.85.219.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2EEF31DA4C for ; Wed, 20 Dec 2023 08:47:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Received: by mail-qv1-f48.google.com with SMTP id 6a1803df08f44-67ee17ab697so42250496d6.0 for ; Wed, 20 Dec 2023 00:47:29 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1703062049; x=1703666849; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=AkUnotLHiwUHunRMJ74rg2n/XXNGCcUjwtUyRu/WLvI=; b=ZxmMoY3srabQN0piL72YR13AYRU+/OE2lth68ODEe5z8knmzqHdydud2OWyTCYBwUj cuN4BoIjN0ivJ/BIgDLlrGc5v2hlsm2pQzBCeSTnDCBZ3CdROuITMqCAkiUUQr3rOjLD ariS3SKTAXN5GRZretajq7/NnQcL3hqiQe8HN50Pj2IxPt6hqQDmR0gJo2lDlgGC48Jf iWCdT1lslY41GQS3qlcjBjQ+e/Ua/6BrxVHENSmGdIkru+9TZyeT5q8OWo+pTjI/QbvF oO2iktz5w8xBEFcKu9dXRimDgY/oZ+5QKBnXoE9ZWkowIWvuQ7pYyMYFXAL+JcStR+Do JG4w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1703062049; x=1703666849; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=AkUnotLHiwUHunRMJ74rg2n/XXNGCcUjwtUyRu/WLvI=; b=NvrSe2KD3Gu09Gvncj/GpDRmaD7z0Mikag6DICAo/vVImGbdwGCrlEFUWq3yDAZlZm 9IjFA/VUrG0lQEAW1bb1zelz2Lgo/xN15/gh5/tmHTVPn3YgwY+tRf4qgo2BXi08LY9D k1HHhHim1TqY2IXmUQr1Q730GU4NCAU14GdHcolLqOv37tb+fm+sNXt0E9uzNEOd+rqs 2B462evyohL4r6GyNhvpZf5xFyWth2kXjp69x199LyxYkRV+Iiw/kJ2q30n5IRWzY+Nz FJv/P0S5q4xhb9r5cDxIezzL3GBuH3xXVhbBN01ddEkZURdH89gM55U9X/8w0E2IkBgB 4lCw== X-Gm-Message-State: AOJu0YyVH5iGAPrHjBSsehbXQIqgq23ECpVHH6Ypj3BfR27EpUsBXFIc +GjhaWC+5cOdYPz98oU8FgHTqA== X-Received: by 2002:ad4:5c6a:0:b0:67f:43f4:d058 with SMTP id i10-20020ad45c6a000000b0067f43f4d058mr5857968qvh.105.1703062048881; Wed, 20 Dec 2023 00:47:28 -0800 (PST) Received: from krzk-bin.. ([178.197.218.27]) by smtp.gmail.com with ESMTPSA id g18-20020a0ce752000000b0067abfe5709dsm11168847qvn.139.2023.12.20.00.47.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Dec 2023 00:47:28 -0800 (PST) From: Krzysztof Kozlowski To: Olof Johansson , Arnd Bergmann , arm@kernel.org, soc@kernel.org Cc: Krzysztof Kozlowski , Alim Akhtar , Peter Griffin , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski Subject: [GIT PULL 1/2] samsung: drivers for v6.8 Date: Wed, 20 Dec 2023 09:47:21 +0100 Message-Id: <20231220084722.22149-1-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1785790119874421752 X-GMAIL-MSGID: 1785790119874421752 Hi, Driver changes needed for Google GS101 SoC, plus usual Samsung SoC driver updates. This includes topic branch, see explanation in pull-request/tag. Best regards, Krzysztof The following changes since commit b85ea95d086471afb4ad062012a4d73cd328fa86: Linux 6.7-rc1 (2023-11-12 16:19:07 -0800) are available in the Git repository at: https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux.git tags/samsung-drivers-6.8 for you to fetch changes up to 35f32e39b4d9b436354c2a37623c393a2ac7cf87: dt-bindings: clock: google,gs101: rename CMU_TOP gate defines (2023-12-18 09:59:20 +0100) ---------------------------------------------------------------- Samsung SoC driver changes for v6.8 1. Add support for Google GS101 SoC to different drivers: clock controller, serial and watchdog. The clock driver changes depend on few bindings headers, which I put in a topic branch with the bindings refactoring and GS101 support, therefore this this pull request includes that bindings topic branch. The rest of the bindings topic branch is not necessary here, however keeping everything together makes it easier to share between branches. The bindings topic branch is mostly refactoring all the compatibles to add SoC-specific compatible followed by fallback. 2. Exynos ChipID: recognize ExynosAutov920. ---------------------------------------------------------------- Jaewon Kim (8): soc: samsung: exynos-chipid: add exynosautov920 SoC support dt-bindings: samsung: exynos-sysreg: add exynosautov920 sysreg dt-bindings: samsung: exynos-pmu: add exynosautov920 compatible dt-bindings: samsung: usi: add exynosautov920-usi compatible dt-bindings: serial: samsung: add exynosautov920-uart compatible dt-bindings: pwm: samsung: add exynosautov920 compatible dt-bindings: arm: samsung: Document exynosautov920 SADK board binding dt-bindings: hwinfo: samsung,exynos-chipid: add exynosautov920 compatible Krzysztof Kozlowski (18): dt-bindings: hwinfo: samsung,exynos-chipid: add specific compatibles for existing SoC dt-bindings: i2c: exynos5: add specific compatibles for existing SoC dt-bindings: i2c: samsung,s3c2410-i2c: add specific compatibles for existing SoC dt-bindings: mmc: samsung,exynos-dw-mshc: add specific compatibles for existing SoC dt-bindings: rtc: s3c-rtc: add specific compatibles for existing SoC dt-bindings: serial: samsung: add specific compatibles for existing SoC dt-bindings: samsung: exynos-pmu: add specific compatibles for existing SoC dt-bindings: gpu: arm,mali-midgard: add specific compatibles for existing Exynos SoC dt-bindings: iio: samsung,exynos-adc: add specific compatibles for existing SoC ASoC: dt-bindings: samsung-i2s: add specific compatibles for existing SoC dt-bindings: pwm: samsung: add specific compatibles for existing SoC dt-bindings: i2c: exynos5: add specific compatible for Tesla FSD dt-bindings: pwm: samsung: add specific compatible for Tesla FSD dt-bindings: serial: samsung: add specific compatible for Tesla FSD dt-bindings: samsung: exynos-pmu: add specific compatible for Tesla FSD dt-bindings: watchdog: samsung: add specific compatible for Tesla FSD dt-bindings: samsung: exynos-sysreg: combine exynosautov920 with other enum Merge tag 'samsung-dt-bindings-refactoring-and-google-gs101-6.8' into next/drivers Peter Griffin (13): dt-bindings: soc: samsung: exynos-pmu: Add gs101 compatible dt-bindings: clock: Add Google gs101 clock management unit bindings dt-bindings: soc: google: exynos-sysreg: add dedicated SYSREG compatibles to GS101 dt-bindings: watchdog: Document Google gs101 watchdog bindings dt-bindings: serial: samsung: Add google-gs101-uart compatible dt-bindings: serial: samsung: Make samsung,uart-fifosize a required property dt-bindings: clock: google,gs101: fix incorrect numbering and DGB suffix clk: samsung: clk-pll: Add support for pll_{0516,0517,518} clk: samsung: clk-gs101: Add cmu_top, cmu_misc and cmu_apm support tty: serial: samsung: Add gs101 compatible and common fifoszdt_serial_drv_data watchdog: s3c2410_wdt: Add support for WTCON register DBGACK_MASK bit watchdog: s3c2410_wdt: Update QUIRK macros to use BIT macro watchdog: s3c2410_wdt: Add support for Google gs101 SoC Tudor Ambarus (2): dt-bindings: soc: samsung: usi: add google,gs101-usi compatible dt-bindings: clock: google,gs101: rename CMU_TOP gate defines .../bindings/arm/samsung/samsung-boards.yaml | 6 + .../bindings/clock/google,gs101-clock.yaml | 106 + .../devicetree/bindings/gpu/arm,mali-midgard.yaml | 5 + .../bindings/hwinfo/samsung,exynos-chipid.yaml | 18 +- .../devicetree/bindings/i2c/i2c-exynos5.yaml | 11 +- .../bindings/i2c/samsung,s3c2410-i2c.yaml | 22 +- .../bindings/iio/adc/samsung,exynos-adc.yaml | 29 +- .../bindings/mfd/samsung,exynos5433-lpass.yaml | 2 +- .../bindings/mmc/samsung,exynos-dw-mshc.yaml | 25 +- .../devicetree/bindings/pwm/pwm-samsung.yaml | 4 + Documentation/devicetree/bindings/rtc/s3c-rtc.yaml | 5 + .../devicetree/bindings/serial/samsung_uart.yaml | 28 +- .../bindings/soc/samsung/exynos-pmu.yaml | 10 + .../bindings/soc/samsung/exynos-usi.yaml | 7 +- .../soc/samsung/samsung,exynos-sysreg.yaml | 5 + .../devicetree/bindings/sound/samsung-i2s.yaml | 19 +- .../devicetree/bindings/watchdog/samsung-wdt.yaml | 29 +- drivers/clk/samsung/Makefile | 1 + drivers/clk/samsung/clk-gs101.c | 2518 ++++++++++++++++++++ drivers/clk/samsung/clk-pll.c | 6 + drivers/clk/samsung/clk-pll.h | 3 + drivers/soc/samsung/exynos-chipid.c | 1 + drivers/tty/serial/samsung_tty.c | 16 + drivers/watchdog/s3c2410_wdt.c | 85 +- include/dt-bindings/clock/google,gs101.h | 392 +++ 25 files changed, 3285 insertions(+), 68 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/google,gs101-clock.yaml create mode 100644 drivers/clk/samsung/clk-gs101.c create mode 100644 include/dt-bindings/clock/google,gs101.h From patchwork Wed Dec 20 08:47:22 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 181541 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:24d3:b0:fb:cd0c:d3e with SMTP id r19csp2501766dyi; Wed, 20 Dec 2023 00:49:29 -0800 (PST) X-Google-Smtp-Source: AGHT+IGLK1yJnCQzdp8z1HK8Vo3AHetCuehkPp5XuylYvkYRFcpyOJp2UgQF+m+x3rXQeBa0dOXF X-Received: by 2002:a05:622a:44a:b0:427:841a:9a73 with SMTP id o10-20020a05622a044a00b00427841a9a73mr1570357qtx.114.1703062168934; Wed, 20 Dec 2023 00:49:28 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1703062168; cv=none; d=google.com; s=arc-20160816; b=BmlbxUvafUcDB+LA+nOYKNG9K8Iy5y+vqtlS86nn4pQSrk6P7tL9H63hxqXAVc7VCE PmSNLuZLOLF7pkslXK2e76th+JbWpPVp1YlSv7C1S/xxEzlfFQQ54HhqknDdF8nKxvtW SRQOlfFkuT69kwBCVcez2txL84qyikx5DiAqLjlGU9X7wlwxhesp67Q/6LOEyt4E3Fnt BAq0i9hARA7f+7N46uKJ+/hC3AnUA2VuJCb84yYenyezsilEqYDEy/k+nj3ODKEBuR1Q n+XAyF3OXfZMAwy7gGu3uJCQIDEAacEC//tlDeN+D4KKDrFAqmWMYnutt1i4WxfysFcV M0UA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=9fpfISSmgMB3y/bVNFGA51V1qdYGXV4hc5kvcWbG5fk=; fh=fru8Ur4UTRi9IaZbQl8tRNQrUlXosUKD6+6tuHUTGWg=; b=VxfPXc52FsFzsts+iKxX2tfOD3tg6+vmt+6zVgZGiqho+Lv1GuI+tqkHVSFl+BLq3J Eco51tzlSXaNWf/PTvbV2Guq129A7yeaQJHq1ZCAVGTdVgdHN0wz8GI3i7f1/uxKCTN6 sTitymryAFhplaex9UyiqHR7bH/P9nJz9+bXy9CBpg/Jf/IuCEPWDKtgQQ956WCzt3OG R14kIOIZUjjDtnNtxNzoSWoZ6lEMmJlqkX5bd2qIgGwH7avHRf43UvkPrTk/wjBLpxCk MXRbkOPdQUKpOrxrmkEHFI2cLwHKfZUNAps5ZJtXer6H+zT2haiJZ9OGlhkY+CuJMtD+ 4lLg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wpoyvS3N; spf=pass (google.com: domain of linux-kernel+bounces-6601-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-6601-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id bx9-20020a05622a090900b004237c5fa00csi28793986qtb.329.2023.12.20.00.49.28 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Dec 2023 00:49:28 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-6601-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wpoyvS3N; spf=pass (google.com: domain of linux-kernel+bounces-6601-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-6601-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id A66E61C218A6 for ; Wed, 20 Dec 2023 08:49:28 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 4BC1320DD2; Wed, 20 Dec 2023 08:47:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="wpoyvS3N" X-Original-To: linux-kernel@vger.kernel.org Received: from mail-qv1-f52.google.com (mail-qv1-f52.google.com [209.85.219.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C867920B21 for ; Wed, 20 Dec 2023 08:47:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Received: by mail-qv1-f52.google.com with SMTP id 6a1803df08f44-67a338dfca7so45277866d6.2 for ; Wed, 20 Dec 2023 00:47:33 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1703062053; x=1703666853; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=9fpfISSmgMB3y/bVNFGA51V1qdYGXV4hc5kvcWbG5fk=; b=wpoyvS3NEh7Nfldt9N4nEc9hLuYanyI7Dq8f4xCg8Q0qtxH3kwdB+HjuN2sxgqGL9n hG+GaROOOWnJBXHRWhho2CTWYyn+KkOv9Kto2XjoNXP8wAdt4wMwYXmAbFdCNhEuL5Kl NGWYv31N2iX0blWUU4ATVWYE9LkmVLgZFxhX8Y5VHY4ctwycxv1WyMLlUzbrQ14nW7rn cQJ5jC49jI1TGbFsJoigMRKkdJGVUDhfR4VY19mIPJhdOt4zpOdoBVbHMYF/lCJyDk6J hP7lubDls9eG53quE8Emvv/Nq8EKG3dYSkeHKvf5dULmBPaixk8Yt1VDO8HU+HA8nkdy HAVQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1703062053; x=1703666853; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=9fpfISSmgMB3y/bVNFGA51V1qdYGXV4hc5kvcWbG5fk=; b=PNd60bETMfLxQSWMeFN6y7VBFw9YoOWWKE5tfrqZOx2CAZcTZUVsfgeN9qlvG0jOVL QKAdvc6YYZcfr25rbTTSTHD4AJCTjg+JvGhBkx5NIElhzz94p5hoQmKEbunIkBgn+faK yK4bdIpfolQ23UgqFviwWxdpyWIDfJ+zAyx0XUrvIzOAdI6KcQ/oxLYwerIcxLwJcaYR DaR6O0B7hpF3ZAd+rrckcqP+lWYfRVC4SwmfDuJy6/ssAtoJOeXD28jPMoAHYRM8N3IY pa0NWMBiFWrTZ13bV1a8lVOHt7x0BcFW/O8FVV8+k6Og2EViJkg+AuE3wThroJ1dPV42 rCMQ== X-Gm-Message-State: AOJu0Yw/ANMjsWgiilMntmU5kkIHZdnJX67zfHQTeA+/h+8Ij/nNBkqo Hg7Hu2O5PGq86SngOeK/3s7G4g== X-Received: by 2002:a05:6214:20e7:b0:67f:26f3:ca56 with SMTP id 7-20020a05621420e700b0067f26f3ca56mr10139820qvk.102.1703062052777; Wed, 20 Dec 2023 00:47:32 -0800 (PST) Received: from krzk-bin.. ([178.197.218.27]) by smtp.gmail.com with ESMTPSA id g18-20020a0ce752000000b0067abfe5709dsm11168847qvn.139.2023.12.20.00.47.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Dec 2023 00:47:31 -0800 (PST) From: Krzysztof Kozlowski To: Olof Johansson , Arnd Bergmann , arm@kernel.org, soc@kernel.org Cc: Krzysztof Kozlowski , Alim Akhtar , Peter Griffin , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski Subject: [GIT PULL 2/2] arm64: dts: samsung: DTS for v6.8, part two Date: Wed, 20 Dec 2023 09:47:22 +0100 Message-Id: <20231220084722.22149-2-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20231220084722.22149-1-krzysztof.kozlowski@linaro.org> References: <20231220084722.22149-1-krzysztof.kozlowski@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1785790116642463942 X-GMAIL-MSGID: 1785790116642463942 Hi, This is second pull request for arm64 Samsung DTS. Previous (part one): https://lore.kernel.org/all/20231212093105.13938-1-krzysztof.kozlowski@linaro.org/ I did not receive any notification that you pulled in previous (part one) pull, thus I attach below two diffs: A. Against previous pull, tags/samsung-dt64-6.8 B. Against master, v6.7-rc1 This includes topic branch, see explanation in pull-request/tag. Most of the bindings patches affect DTS, because they include compatible-refactoring. This refactoring affects new device support - ExynosAutov920 and Google GS101 - thus everything comes together. Best regards, Krzysztof The following changes since commit 40af852a7ca59d23ab4afd02af2623121da2f116: Merge branch 'for-v6.8/samsung-bindings-compatibles' into next/dt64 (2023-12-11 08:41:24 +0100) are available in the Git repository at: https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux.git tags/samsung-dt64-6.8-2 for you to fetch changes up to d0da0de31e1d50ff905eb8f095628eea666f8c67: MAINTAINERS: adjust file entry in GOOGLE TENSOR SoC SUPPORT (2023-12-18 11:15:51 +0100) ---------------------------------------------------------------- Samsung DTS ARM64 changes for v6.8, part two 1. Tesla FSD: Add Multi Format Codec (MFC) device nodes, for accelerated video de/encoding. 2. Add initial Google Tensor GS101 SoC support. The GS101 SoC can be found on Google Pixel 6 phones. Currently the DTS brings only basic support: core clock controllers, pin controllers, serial, watchdog and ARM core blocks. ---------------------------------------------------------------- Aakarsh Jain (1): arm64: dts: fsd: Add MFC related DT enteries Lukas Bulwahn (1): MAINTAINERS: adjust file entry in GOOGLE TENSOR SoC SUPPORT Peter Griffin (4): dt-bindings: arm: google: Add bindings for Google ARM platforms arm64: dts: exynos: google: Add initial Google gs101 SoC support arm64: dts: exynos: google: Add initial Oriole/pixel 6 board support MAINTAINERS: add entry for Google Tensor SoC Documentation/devicetree/bindings/arm/google.yaml | 53 + MAINTAINERS | 10 + arch/arm64/boot/dts/exynos/Makefile | 2 + arch/arm64/boot/dts/exynos/google/Makefile | 4 + arch/arm64/boot/dts/exynos/google/gs101-oriole.dts | 105 ++ .../boot/dts/exynos/google/gs101-pinctrl.dtsi | 1249 ++++++++++++++++++++ arch/arm64/boot/dts/exynos/google/gs101-pinctrl.h | 33 + arch/arm64/boot/dts/exynos/google/gs101.dtsi | 473 ++++++++ arch/arm64/boot/dts/tesla/fsd.dtsi | 21 + 9 files changed, 1950 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/google.yaml create mode 100644 arch/arm64/boot/dts/exynos/google/Makefile create mode 100644 arch/arm64/boot/dts/exynos/google/gs101-oriole.dts create mode 100644 arch/arm64/boot/dts/exynos/google/gs101-pinctrl.dtsi create mode 100644 arch/arm64/boot/dts/exynos/google/gs101-pinctrl.h create mode 100644 arch/arm64/boot/dts/exynos/google/gs101.dtsi ---------------------------------------------------------------- ---------------------------------------------------------------- DIFF against master/v6.7-rc1 ---------------------------------------------------------------- The following changes since commit b85ea95d086471afb4ad062012a4d73cd328fa86: Linux 6.7-rc1 (2023-11-12 16:19:07 -0800) are available in the Git repository at: https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux.git tags/samsung-dt64-6.8-2 for you to fetch changes up to d0da0de31e1d50ff905eb8f095628eea666f8c67: MAINTAINERS: adjust file entry in GOOGLE TENSOR SoC SUPPORT (2023-12-18 11:15:51 +0100) ---------------------------------------------------------------- Samsung DTS ARM64 changes for v6.8, part two 1. Tesla FSD: Add Multi Format Codec (MFC) device nodes, for accelerated video de/encoding. 2. Add initial Google Tensor GS101 SoC support. The GS101 SoC can be found on Google Pixel 6 phones. Currently the DTS brings only basic support: core clock controllers, pin controllers, serial, watchdog and ARM core blocks. ---------------------------------------------------------------- Aakarsh Jain (1): arm64: dts: fsd: Add MFC related DT enteries Jaewon Kim (10): arm64: dts: exynos: add gpio-key node for exynosautov9-sadk dt-bindings: samsung: exynos-sysreg: add exynosautov920 sysreg dt-bindings: samsung: exynos-pmu: add exynosautov920 compatible dt-bindings: samsung: usi: add exynosautov920-usi compatible dt-bindings: serial: samsung: add exynosautov920-uart compatible dt-bindings: pwm: samsung: add exynosautov920 compatible dt-bindings: arm: samsung: Document exynosautov920 SADK board binding dt-bindings: hwinfo: samsung,exynos-chipid: add exynosautov920 compatible arm64: dts: exynos: add initial support for exynosautov920 SoC arm64: dts: exynos: add minimal support for exynosautov920 sadk board Krzysztof Kozlowski (28): dt-bindings: hwinfo: samsung,exynos-chipid: add specific compatibles for existing SoC dt-bindings: i2c: exynos5: add specific compatibles for existing SoC dt-bindings: i2c: samsung,s3c2410-i2c: add specific compatibles for existing SoC dt-bindings: mmc: samsung,exynos-dw-mshc: add specific compatibles for existing SoC dt-bindings: rtc: s3c-rtc: add specific compatibles for existing SoC dt-bindings: serial: samsung: add specific compatibles for existing SoC dt-bindings: samsung: exynos-pmu: add specific compatibles for existing SoC dt-bindings: gpu: arm,mali-midgard: add specific compatibles for existing Exynos SoC dt-bindings: iio: samsung,exynos-adc: add specific compatibles for existing SoC ASoC: dt-bindings: samsung-i2s: add specific compatibles for existing SoC dt-bindings: pwm: samsung: add specific compatibles for existing SoC arm64: dts: exynos5433: add specific compatibles to several blocks arm64: dts: exynos7: add specific compatibles to several blocks arm64: dts: exynos7885: add specific compatibles to several blocks arm64: dts: exynos850: add specific compatibles to several blocks arm64: dts: exynosautov9: add specific compatibles to several blocks Merge branch 'for-v6.8/samsung-bindings-compatibles' into next/dt64 arm64: dts: exynos850: use Exynos7 fallbacks for pin wake-up controllers arm64: dts: exynosautov9: use Exynos7 fallbacks for pin wake-up controller dt-bindings: i2c: exynos5: add specific compatible for Tesla FSD dt-bindings: pwm: samsung: add specific compatible for Tesla FSD dt-bindings: serial: samsung: add specific compatible for Tesla FSD dt-bindings: samsung: exynos-pmu: add specific compatible for Tesla FSD dt-bindings: watchdog: samsung: add specific compatible for Tesla FSD Merge branch 'for-v6.8/samsung-bindings-compatibles' into next/dt64 arm64: dts: fsd: add specific compatibles for Tesla FSD dt-bindings: samsung: exynos-sysreg: combine exynosautov920 with other enum Merge branch 'for-v6.8/samsung-bindings-compatibles' into next/dt64 Lukas Bulwahn (1): MAINTAINERS: adjust file entry in GOOGLE TENSOR SoC SUPPORT Peter Griffin (7): dt-bindings: soc: samsung: exynos-pmu: Add gs101 compatible dt-bindings: clock: Add Google gs101 clock management unit bindings dt-bindings: soc: google: exynos-sysreg: add dedicated SYSREG compatibles to GS101 dt-bindings: arm: google: Add bindings for Google ARM platforms arm64: dts: exynos: google: Add initial Google gs101 SoC support arm64: dts: exynos: google: Add initial Oriole/pixel 6 board support MAINTAINERS: add entry for Google Tensor SoC Documentation/devicetree/bindings/arm/google.yaml | 53 + .../bindings/arm/samsung/samsung-boards.yaml | 6 + .../bindings/clock/google,gs101-clock.yaml | 106 ++ .../devicetree/bindings/gpu/arm,mali-midgard.yaml | 5 + .../bindings/hwinfo/samsung,exynos-chipid.yaml | 18 +- .../devicetree/bindings/i2c/i2c-exynos5.yaml | 11 +- .../bindings/i2c/samsung,s3c2410-i2c.yaml | 22 +- .../bindings/iio/adc/samsung,exynos-adc.yaml | 29 +- .../bindings/mfd/samsung,exynos5433-lpass.yaml | 2 +- .../bindings/mmc/samsung,exynos-dw-mshc.yaml | 25 +- .../devicetree/bindings/pwm/pwm-samsung.yaml | 4 + Documentation/devicetree/bindings/rtc/s3c-rtc.yaml | 5 + .../devicetree/bindings/serial/samsung_uart.yaml | 17 +- .../bindings/soc/samsung/exynos-pmu.yaml | 10 + .../bindings/soc/samsung/exynos-usi.yaml | 6 +- .../soc/samsung/samsung,exynos-sysreg.yaml | 5 + .../devicetree/bindings/sound/samsung-i2s.yaml | 19 +- .../devicetree/bindings/watchdog/samsung-wdt.yaml | 21 +- MAINTAINERS | 10 + arch/arm64/boot/dts/exynos/Makefile | 5 +- arch/arm64/boot/dts/exynos/exynos5433.dtsi | 60 +- arch/arm64/boot/dts/exynos/exynos7.dtsi | 18 +- arch/arm64/boot/dts/exynos/exynos7885.dtsi | 45 +- arch/arm64/boot/dts/exynos/exynos850.dtsi | 40 +- arch/arm64/boot/dts/exynos/exynosautov9-sadk.dts | 51 + arch/arm64/boot/dts/exynos/exynosautov9.dtsi | 10 +- .../boot/dts/exynos/exynosautov920-pinctrl.dtsi | 1266 ++++++++++++++++++++ arch/arm64/boot/dts/exynos/exynosautov920-sadk.dts | 88 ++ arch/arm64/boot/dts/exynos/exynosautov920.dtsi | 312 +++++ arch/arm64/boot/dts/exynos/google/Makefile | 4 + arch/arm64/boot/dts/exynos/google/gs101-oriole.dts | 105 ++ .../boot/dts/exynos/google/gs101-pinctrl.dtsi | 1249 +++++++++++++++++++ arch/arm64/boot/dts/exynos/google/gs101-pinctrl.h | 33 + arch/arm64/boot/dts/exynos/google/gs101.dtsi | 473 ++++++++ arch/arm64/boot/dts/tesla/fsd.dtsi | 53 +- include/dt-bindings/clock/google,gs101.h | 392 ++++++ 36 files changed, 4444 insertions(+), 134 deletions(-) create mode 100644 Documentation/devicetree/bindings/arm/google.yaml create mode 100644 Documentation/devicetree/bindings/clock/google,gs101-clock.yaml create mode 100644 arch/arm64/boot/dts/exynos/exynosautov920-pinctrl.dtsi create mode 100644 arch/arm64/boot/dts/exynos/exynosautov920-sadk.dts create mode 100644 arch/arm64/boot/dts/exynos/exynosautov920.dtsi create mode 100644 arch/arm64/boot/dts/exynos/google/Makefile create mode 100644 arch/arm64/boot/dts/exynos/google/gs101-oriole.dts create mode 100644 arch/arm64/boot/dts/exynos/google/gs101-pinctrl.dtsi create mode 100644 arch/arm64/boot/dts/exynos/google/gs101-pinctrl.h create mode 100644 arch/arm64/boot/dts/exynos/google/gs101.dtsi create mode 100644 include/dt-bindings/clock/google,gs101.h