From patchwork Fri Dec 15 15:08:28 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Matthieu Longo X-Patchwork-Id: 179355 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:3b04:b0:fb:cd0c:d3e with SMTP id c4csp9343473dys; Fri, 15 Dec 2023 07:09:01 -0800 (PST) X-Google-Smtp-Source: AGHT+IEHIY+7an4tC6yJAUjVfH/hNTkUq8TSA2PCeLEiXgqZqco+Yy74FbOmk55ysL0PWUufZubw X-Received: by 2002:a05:6122:917:b0:4b2:cd5c:40a0 with SMTP id j23-20020a056122091700b004b2cd5c40a0mr9420798vka.33.1702652941193; Fri, 15 Dec 2023 07:09:01 -0800 (PST) ARC-Seal: i=4; a=rsa-sha256; t=1702652941; cv=pass; d=google.com; s=arc-20160816; b=q9BM9f4M79noFTqn0hNOJeo2PhMM6wjfLtv3/tpVH2d5g3IqXdchNU/8aCsNKl5gyZ S81gfWE3q5jTuLNQ1MunTWEpFyZ9VQrnUDAt6CIJWoBSvBZNz3EVUmfQlI9c8Zb290x9 VM90KrPBKyRWVE6HS//hcGqQxMPRjIBrv/8PzG+U7x9huQM0NB5XvryCZ4Hx7Y/svk7k IarSnGeePx5exVw3H83lbz5N+Lmbyfpt4XTEnym+45zi0e5l1jc/P21HX97tiUTQfrLe N7heYv9oNvKvzD41l+ySQ38AGM5SNoHcJiAr1u3MY3Lex9Le+X22OZabjpWoQcGJCL3I Gp7g== ARC-Message-Signature: i=4; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:original-authentication-results :nodisclaimer:mime-version:cc:subject:from:to:content-language :user-agent:date:message-id:authentication-results-original :dkim-signature:dkim-signature:arc-filter:dmarc-filter:delivered-to; bh=rZFMLtmcorQjMmWpNTjMMdjFM7lgaLBUEDDZODYpgxQ=; fh=WW45F8z9ieZVqO5UlwHz6Tk1qZphfVbM4h0NzaTsz8E=; b=WT/cgqYHrZs5raXaY9m8pLMf87R4MNgy/Kg1RTheB+G0erxsnNtUoy0WkuE+qq7McW 8HtG6lQgZasQm3BJDwAsPsRVWY636P+fLuhFAIcIVBnTkla0pHpdRANWvqj+uZg7STPD 2OdoF6txxKgA08fvgImS+kPYQay0G4AYDFMbIGUJRo/aMAQjybPsFjasv+TbbKxcO64P 0+0N9YQoKjoMjxeRcZg1GW0AVx9sA46q9iMWyTawDX1pFBeZP/bVaXM56x0Bn6iRA6mS kaL5/XeGSQw9npClw6IEg/XZH7XDPE6ZS8Dg51TJAJa4kRrqqCz+Cxluu8MEdCg/CXub O91A== ARC-Authentication-Results: i=4; mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=Gv2S2Lkt; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=Gv2S2Lkt; arc=pass (i=3); spf=pass (google.com: domain of binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="binutils-bounces+ouuuleilei=gmail.com@sourceware.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id bw9-20020a056122190900b004b2cbbdce86si3567388vkb.240.2023.12.15.07.09.01 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 15 Dec 2023 07:09:01 -0800 (PST) Received-SPF: pass (google.com: domain of binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=Gv2S2Lkt; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=Gv2S2Lkt; arc=pass (i=3); spf=pass (google.com: domain of binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="binutils-bounces+ouuuleilei=gmail.com@sourceware.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id C07EC384DB69 for ; Fri, 15 Dec 2023 15:09:00 +0000 (GMT) X-Original-To: binutils@sourceware.org Delivered-To: binutils@sourceware.org Received: from EUR02-DB5-obe.outbound.protection.outlook.com (mail-db5eur02on2065.outbound.protection.outlook.com [40.107.249.65]) by sourceware.org (Postfix) with ESMTPS id D602A3858D1E for ; Fri, 15 Dec 2023 15:08:50 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org D602A3858D1E Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org D602A3858D1E Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.249.65 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1702652934; cv=pass; b=Efr84Uk1z1bdh+p2WDfO86sVq/BKyEopFex2LIvgvdqCQ3l8/3wVncPZCW9VvNflQiTqKFjOHeZvkVeqZzvifaP8jiinu2bxRGLgtCEtFTFviOUFbPZC9X4lHnkFBl70rFuuLYEkuSjG/I/LRJFz2ftuVOEYgAsTKiZ1BJRmrxc= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1702652934; c=relaxed/simple; bh=Q1VU6a7Ft+7U9z/IGM/US69WCiZqfe+aJqptA7odiLk=; h=DKIM-Signature:DKIM-Signature:Message-ID:Date:To:From:Subject: MIME-Version; b=AlUGTLQJYxTTHhFQ2+P0qZ1rdMEbu0Wa4mJWGxdWBiDbemeDnzwGFgb6jfPvvEhvbbPdGTpCjbJxHWh8F9qdK3cj90g3de67v11P6FaTDA5IhSARaI9BHEHOktIqAoI7lF0DOIMYTW5+5NnBjQ2socwqbKZ6cGApYBGLQ+L3xAY= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=gMOrkNx9JS5/nkEXnxE0/HgkcSkPPgDOByn2O0RrmVyFcg5TCg0aXV0Vgghok+7SRno/2RajQio0vqJbzp+rz9ZMb4wxyKP5+CnphPxdqxfeEM7qeVVtekxZY2BEo2MaUO3cubBz0PQpls/4eNhKD+BIqrVtimnZFYmCAJIQEKA+rFTleykFHcjaiZiEpSiatMFI0vYpg2V7/Eid9UoOZZSEBgejPjS3Bk6lLmmDZATxvcHJXnaIUboYh9WKuDMZXu0NHd7zBBl33vRhFy5OWAHpVEKBYFgaluRoQmX4F7nig/E5BS3Ovbl0CtELxNTBh+q8FTjSIWtWQ7l7GcipRw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=rZFMLtmcorQjMmWpNTjMMdjFM7lgaLBUEDDZODYpgxQ=; b=IwGrCSLhPMViQe2oi9BplLuuKAmGnL4/C1tIxCXnxsTSxsFTDHqwlzHLpzgPfC7q+4K1M9AkKUBe7bNYrnAoULx4DHdSM3QLpHqfj+hgiD4iuaEKINPO0xggF17L2QrilJzZk9l3AxgnVfQUVK6xpX1Fy0EEBI1jF2nZufMFMloj87F/bIOU00IFwxQWOhnY12DRHNHWCAjY+bzD87ReOitdsLYz3BzT3tdDJPyAhxOAWZt/eGR72eyPnjPQw3ALOSfvA4ENMJ6vQLH+LI80el2lbfti5mZKKpkBfYmOHzSeTFoAlFILkEWlcJ5yM2mYPKXFmIk36ZMsgdgW1+Gk2Q== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=sourceware.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=rZFMLtmcorQjMmWpNTjMMdjFM7lgaLBUEDDZODYpgxQ=; b=Gv2S2LktlBI7u1qUftmBjq+WS1AP/Q/ejPnaW2ItDy0ALYxieM1wZEUU7oDbO+VFUIvFxo6qvZK9IwFIYkFTfcbIepuNA6QfYCuMnLGtOct4O9u+yBLEQnjPjE/CeMQMhIfAVrcTm/JGSRSG+HKLN0L6G2URIDnOinBYSrnWzpY= Received: from AM6P192CA0058.EURP192.PROD.OUTLOOK.COM (2603:10a6:209:82::35) by PA4PR08MB7521.eurprd08.prod.outlook.com (2603:10a6:102:26a::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7091.31; Fri, 15 Dec 2023 15:08:43 +0000 Received: from AM4PEPF00027A63.eurprd04.prod.outlook.com (2603:10a6:209:82:cafe::a5) by AM6P192CA0058.outlook.office365.com (2603:10a6:209:82::35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7091.31 via Frontend Transport; Fri, 15 Dec 2023 15:08:43 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AM4PEPF00027A63.mail.protection.outlook.com (10.167.16.73) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7113.14 via Frontend Transport; Fri, 15 Dec 2023 15:08:42 +0000 Received: ("Tessian outbound 8289ea11ec17:v228"); Fri, 15 Dec 2023 15:08:42 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 2c367f8546e95137 X-CR-MTA-TID: 64aa7808 Received: from 6475c022936e.2 by 64aa7808-outbound-1.mta.getcheckrecipient.com id F483B31B-7286-480B-AD71-AE2A8B21C62A.1; Fri, 15 Dec 2023 15:08:36 +0000 Received: from EUR04-HE1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 6475c022936e.2 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Fri, 15 Dec 2023 15:08:36 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=UqGv4CG6oPBdHuJ6kzpaOJe8tNXkpVJZPXzPQbcl1iO3WZ/QbPmR0U9vyiU1K2kRSw2KLPXtLI1F179G1GP4PZLuuKypxmw+ZphIYfVctRicNrPXldgw8zsRZix2/czc+V8Ez92WLMx/YxrcV8xc3TtRiTTA3fsuQXSYXC609u1kLk0hMis+mbBlrmY3PZLr9IyWRsNfkcXmXJnkota/a5n26ruzWFo2gd++Zjrot+vH4Ok4Bu4ljuBUqx5vsah1rs16BTiGUP+6A/NugCTFC1yVlksGEnnUgXyRjodg9zk1EFgjMORiqf6CRIddqSuYfV3SC2ZxPK7aIJFmvBWCBw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=rZFMLtmcorQjMmWpNTjMMdjFM7lgaLBUEDDZODYpgxQ=; b=NOTr4lHxIifnUSnDI/v83WrD+78BPtk4O2NRPdRlCLDMkDI+2AtTccVZKVU8ksRAjLkhG4qM0X6eg7ocEvOh27ySwu28g46ZAW2YfGMU3ydxUx/mQlVD+qNmPRNxO1RqILul34U4sU3WNbRCX4IZpfy26ZFqxxSEC8q03TEOALLKhwk16A4IhHjmtxwLIfAtCUaQWOm4krfr2Ck57mk/j5L2vf2TRT3SNZJgmTySStLq6VTlPV+0mOnhgN6HX/nbfn3l4kWzYcP3F9luCvPd6zDoQyKRf8M3pvFLIg1A9WBwSHt1MgI2hvc8VdN/2fvAHFTOwXUJ78rZnIhpwq7MQA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=rZFMLtmcorQjMmWpNTjMMdjFM7lgaLBUEDDZODYpgxQ=; b=Gv2S2LktlBI7u1qUftmBjq+WS1AP/Q/ejPnaW2ItDy0ALYxieM1wZEUU7oDbO+VFUIvFxo6qvZK9IwFIYkFTfcbIepuNA6QfYCuMnLGtOct4O9u+yBLEQnjPjE/CeMQMhIfAVrcTm/JGSRSG+HKLN0L6G2URIDnOinBYSrnWzpY= Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from VE1PR08MB5727.eurprd08.prod.outlook.com (2603:10a6:800:1a5::16) by DU0PR08MB8375.eurprd08.prod.outlook.com (2603:10a6:10:408::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.29; Fri, 15 Dec 2023 15:08:31 +0000 Received: from VE1PR08MB5727.eurprd08.prod.outlook.com ([fe80::7c3a:4547:161f:2e62]) by VE1PR08MB5727.eurprd08.prod.outlook.com ([fe80::7c3a:4547:161f:2e62%5]) with mapi id 15.20.7091.030; Fri, 15 Dec 2023 15:08:31 +0000 Message-ID: Date: Fri, 15 Dec 2023 15:08:28 +0000 User-Agent: Mozilla Thunderbird Content-Language: en-US To: binutils@sourceware.org From: Matthieu Longo Subject: [PATCH][Binutils] arm: reformat -march option section in gas documentation Cc: Richard Earnshaw , Nick Clifton X-ClientProxiedBy: LO4P123CA0597.GBRP123.PROD.OUTLOOK.COM (2603:10a6:600:295::14) To VE1PR08MB5727.eurprd08.prod.outlook.com (2603:10a6:800:1a5::16) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: VE1PR08MB5727:EE_|DU0PR08MB8375:EE_|AM4PEPF00027A63:EE_|PA4PR08MB7521:EE_ X-MS-Office365-Filtering-Correlation-Id: 8e98ebd5-7874-4f14-0efe-08dbfd7fba28 X-LD-Processed: f34e5979-57d9-4aaa-ad4d-b122a662184d,ExtAddr x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: TN271CbAav4cz8oPplAiHh3bSSv4nlyTFoHgrskdTrOAI6i2AdUwFRYEyNmcP6TO4YoBIjYP4da2B6dWmQN0dXi5GqQrWI8xXc6NphNmAidutJpfpBAD+fPQyVyYAbf1IgeTykm4riuYs1rN05OvTS2pjTwHdsdU+az6Dx/ZFbRNgOHTH5mHEkbCvuJT9bxwodKG3pSMthl4H3/k1fsdiEk6qKHieXMyfXRYObetR4Oad0OHxzNe/ILwgGsy9usM1jH+qRDOfuhmn5H5gEOMemgM06OKVwZ4Fbg+p/ODmLT1h6Q0MWx/es5p3wpK2bL+FSV6QdR89fKKSElqtpdbaES7SxknCnCw5Do+kxu2rzJW4okScO+ouLNDaDdVsAW2tRnfZBEIBO9Dt5jkS/ZlSlxJ458BGlWYzpN/NSsyLk5QNHev0m76Q2L4MiwPMvPEfWYGjRSdaQTPlraPTZBalFMeEFDTCiogdQGsq/sLT8jNJgZd/G9MWTxR9VfsTJaPJBoGE/wzjzh/ez9iLH0G6M5yOl7hhJIp63OlwLPXQTzg5bUg+Yrrjgilo5VvLuI3+LpJ5siO1Pabd+qAWRKz4cX5psSD9x0tuVW0lz1dapMafwNH417F9X0DIB3tTUVsrPb6U7OKrq6hs1Qyuzju4g== X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VE1PR08MB5727.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230031)(396003)(366004)(39860400002)(346002)(376002)(136003)(230922051799003)(1800799012)(451199024)(186009)(64100799003)(41300700001)(36756003)(31696002)(2906002)(5660300002)(235185007)(86362001)(44832011)(31686004)(38100700002)(26005)(6512007)(2616005)(55236004)(6666004)(6506007)(33964004)(6486002)(478600001)(83380400001)(966005)(8936002)(8676002)(4326008)(66946007)(66556008)(54906003)(6916009)(66476007)(316002)(43740500002)(45980500001); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR08MB8375 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM4PEPF00027A63.eurprd04.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: c1a6912a-af96-47bf-5720-08dbfd7fb2f8 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: /8RRJ33N8ikn5swAIR5cBLj7dGhT9KxEK6LTIshQkS6d1r6At/+8NW/lSGcgv02u107pxVXzVbC8GlLadpzVlCzXvA4fg0oFlZqU5ojnloJMThihNG6SlbLqF0ewd6q3d2cChs9xa/yA0lOGQuIhKrW18Vxm2Gbyg+QoxIa2ZSbHIHXLJep5T/90H8ZGMKQPlW7csiZPG5oT9RTGKT0faTe6o5fbeXDLZiRi4xzH6J/tIixY+o09AvgvJF5be90otcKxjxkBbB09i1XjsUG6qn18AahOqOPBLnwWgfdqq38v2qwGam7BlKLac/3tMmh+vfuMt73QKKtFP79/nU/3UyeixzkSK8uaET6XJwhAFtRIy+3LoYA9PJGeRrOmIfMLfR5FtN/OexyP7ryVMstgL4l5+5T8/e5K6lC5W1ty3qNmTAmJGFFYnpbMscM57+osN0KyYJDCt+0Ej96dalcOw+xHDJo5NuRqdxRXHvWhAjxvHgU8qyINZz5Gp6Uc7iWj+6flO2LzNUGz/KYuvYXeiKP5DWKoihPQe2HNFpOnxXPqIp6BvWdaX4peCXuU3IeBH18K1KUgDzQD+327K8pqddvq0bEBvPAkc1ISN3IHcODFJQB0pH0je9aSdSjwpuZwwmzxVbfEvRI4FKKhJYPIl+zAIqEZHhJP64xm6SkfG0d/20B3KlTZlD8OwPCnpi/k6ErWfJvdxocleJ/5caK/gB/kfyMHydC9xBndEm+kgvhdheYDAG8rbKpQ26jWTSxfhadw4xfCuIPmjS4HQkKjvA== X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(4636009)(376002)(396003)(346002)(39860400002)(136003)(230922051799003)(64100799003)(1800799012)(451199024)(186009)(82310400011)(46966006)(36840700001)(40470700004)(6512007)(33964004)(6506007)(478600001)(70586007)(70206006)(316002)(6916009)(54906003)(41300700001)(82740400003)(356005)(966005)(8936002)(6486002)(8676002)(6666004)(4326008)(44832011)(40480700001)(31686004)(26005)(2906002)(5660300002)(235185007)(40460700003)(2616005)(107886003)(336012)(36860700001)(47076005)(81166007)(83380400001)(31696002)(86362001)(36756003)(43740500002); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Dec 2023 15:08:42.8137 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 8e98ebd5-7874-4f14-0efe-08dbfd7fba28 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AM4PEPF00027A63.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA4PR08MB7521 X-Spam-Status: No, score=-12.8 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: binutils@sourceware.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Binutils mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: binutils-bounces+ouuuleilei=gmail.com@sourceware.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1785361010386251506 X-GMAIL-MSGID: 1785361010386251506 Hi, This patch contains a reformatting of -march option section in gas documentation. For instance (see https://sourceware.org/binutils/docs-2.41/as.html#ARM-Options), before all the options were on one line: For armv8-a: +crc: Enables CRC32 Extension. +simd: Enables VFP and NEON for Armv8-A. +crypto: Enables Cryptography Extensions for Armv8-A, implies +simd. +sb: Enables Speculation Barrier Instruction for Armv8-A. +predres: Enables Execution and Data Prediction Restriction Instruction for Armv8-A. +nofp: Disables all FPU, NEON and Cryptography Extensions. +nocrypto: Disables Cryptography Extensions. Now, the readability is improved thanks to the itemization of the options: For armv8-a: +crc: Enables CRC32 Extension. +simd: Enables VFP and NEON for Armv8-A. +crypto: Enables Cryptography Extensions for Armv8-A, implies +simd. +sb: Enables Speculation Barrier Instruction for Armv8-A. +predres: Enables Execution and Data Prediction Restriction Instruction for Armv8-A. +nofp: Disables all FPU, NEON and Cryptography Extensions. +nocrypto: Disables Cryptography Extensions. Ok for binutils-master? I don't have commit access so I need someone to commit on my behalf. Regards, Matthieu. diff --git a/gas/doc/c-arm.texi b/gas/doc/c-arm.texi index 3a57c1238bacbbef784f696515422e1c97af4908..f07b9338c3eb096d2c99853eee6bad57d8368ad6 100644 --- a/gas/doc/c-arm.texi +++ b/gas/doc/c-arm.texi @@ -288,182 +288,201 @@ See their availability and meaning below: For @code{armv5te}, @code{armv5texp}, @code{armv5tej}, @code{armv6}, @code{armv6j}, @code{armv6k}, @code{armv6z}, @code{armv6kz}, @code{armv6zk}, @code{armv6t2}, @code{armv6kt2} and @code{armv6zt2}: -@code{+fp}: Enables VFPv2 instructions. -@code{+nofp}: Disables all FPU instrunctions. +@itemize @w{} +@item@code{+fp}: Enables VFPv2 instructions. +@item@code{+nofp}: Disables all FPU instrunctions. +@end itemize For @code{armv7}: -@code{+fp}: Enables VFPv3 instructions with 16 double-word registers. -@code{+nofp}: Disables all FPU instructions. +@itemize @w{} +@item@code{+fp}: Enables VFPv3 instructions with 16 double-word registers. +@item@code{+nofp}: Disables all FPU instructions. +@end itemize For @code{armv7-a}: -@code{+fp}: Enables VFPv3 instructions with 16 double-word registers. -@code{+vfpv3-d16}: Alias for @code{+fp}. -@code{+vfpv3}: Enables VFPv3 instructions with 32 double-word registers. -@code{+vfpv3-d16-fp16}: Enables VFPv3 with half precision floating-point +@itemize @w{} +@item@code{+fp}: Enables VFPv3 instructions with 16 double-word registers. +@item@code{+vfpv3-d16}: Alias for @code{+fp}. +@item@code{+vfpv3}: Enables VFPv3 instructions with 32 double-word registers. +@item@code{+vfpv3-d16-fp16}: Enables VFPv3 with half precision floating-point conversion instructions and 16 double-word registers. -@code{+vfpv3-fp16}: Enables VFPv3 with half precision floating-point conversion +@item@code{+vfpv3-fp16}: Enables VFPv3 with half precision floating-point conversion instructions and 32 double-word registers. -@code{+vfpv4-d16}: Enables VFPv4 instructions with 16 double-word registers. -@code{+vfpv4}: Enables VFPv4 instructions with 32 double-word registers. -@code{+simd}: Enables VFPv3 and NEONv1 instructions with 32 double-word +@item@code{+vfpv4-d16}: Enables VFPv4 instructions with 16 double-word registers. +@item@code{+vfpv4}: Enables VFPv4 instructions with 32 double-word registers. +@item@code{+simd}: Enables VFPv3 and NEONv1 instructions with 32 double-word registers. -@code{+neon}: Alias for @code{+simd}. -@code{+neon-vfpv3}: Alias for @code{+simd}. -@code{+neon-fp16}: Enables VFPv3, half precision floating-point conversion and +@item@code{+neon}: Alias for @code{+simd}. +@item@code{+neon-vfpv3}: Alias for @code{+simd}. +@item@code{+neon-fp16}: Enables VFPv3, half precision floating-point conversion and NEONv1 instructions with 32 double-word registers. -@code{+neon-vfpv4}: Enables VFPv4 and NEONv1 with Fused-MAC instructions and 32 +@item@code{+neon-vfpv4}: Enables VFPv4 and NEONv1 with Fused-MAC instructions and 32 double-word registers. -@code{+mp}: Enables Multiprocessing Extensions. -@code{+sec}: Enables Security Extensions. -@code{+nofp}: Disables all FPU and NEON instructions. -@code{+nosimd}: Disables all NEON instructions. +@item@code{+mp}: Enables Multiprocessing Extensions. +@item@code{+sec}: Enables Security Extensions. +@item@code{+nofp}: Disables all FPU and NEON instructions. +@item@code{+nosimd}: Disables all NEON instructions. +@end itemize For @code{armv7ve}: -@code{+fp}: Enables VFPv4 instructions with 16 double-word registers. -@code{+vfpv4-d16}: Alias for @code{+fp}. -@code{+vfpv3-d16}: Enables VFPv3 instructions with 16 double-word registers. -@code{+vfpv3}: Enables VFPv3 instructions with 32 double-word registers. -@code{+vfpv3-d16-fp16}: Enables VFPv3 with half precision floating-point +@itemize @w{} +@item@code{+fp}: Enables VFPv4 instructions with 16 double-word registers. +@item@code{+vfpv4-d16}: Alias for @code{+fp}. +@item@code{+vfpv3-d16}: Enables VFPv3 instructions with 16 double-word registers. +@item@code{+vfpv3}: Enables VFPv3 instructions with 32 double-word registers. +@item@code{+vfpv3-d16-fp16}: Enables VFPv3 with half precision floating-point conversion instructions and 16 double-word registers. -@code{+vfpv3-fp16}: Enables VFPv3 with half precision floating-point conversion +@item@code{+vfpv3-fp16}: Enables VFPv3 with half precision floating-point conversion instructions and 32 double-word registers. -@code{+vfpv4}: Enables VFPv4 instructions with 32 double-word registers. -@code{+simd}: Enables VFPv4 and NEONv1 with Fused-MAC instructions and 32 +@item@code{+vfpv4}: Enables VFPv4 instructions with 32 double-word registers. +@item@code{+simd}: Enables VFPv4 and NEONv1 with Fused-MAC instructions and 32 double-word registers. -@code{+neon-vfpv4}: Alias for @code{+simd}. -@code{+neon}: Enables VFPv3 and NEONv1 instructions with 32 double-word +@item@code{+neon-vfpv4}: Alias for @code{+simd}. +@item@code{+neon}: Enables VFPv3 and NEONv1 instructions with 32 double-word registers. -@code{+neon-vfpv3}: Alias for @code{+neon}. -@code{+neon-fp16}: Enables VFPv3, half precision floating-point conversion and +@item@code{+neon-vfpv3}: Alias for @code{+neon}. +@item@code{+neon-fp16}: Enables VFPv3, half precision floating-point conversion and NEONv1 instructions with 32 double-word registers. double-word registers. -@code{+nofp}: Disables all FPU and NEON instructions. -@code{+nosimd}: Disables all NEON instructions. +@item@code{+nofp}: Disables all FPU and NEON instructions. +@item@code{+nosimd}: Disables all NEON instructions. +@end itemize For @code{armv7-r}: -@code{+fp.sp}: Enables single-precision only VFPv3 instructions with 16 +@itemize @w{} +@item@code{+fp.sp}: Enables single-precision only VFPv3 instructions with 16 double-word registers. -@code{+vfpv3xd}: Alias for @code{+fp.sp}. -@code{+fp}: Enables VFPv3 instructions with 16 double-word registers. -@code{+vfpv3-d16}: Alias for @code{+fp}. -@code{+vfpv3xd-fp16}: Enables single-precision only VFPv3 and half +@item@code{+vfpv3xd}: Alias for @code{+fp.sp}. +@item@code{+fp}: Enables VFPv3 instructions with 16 double-word registers. +@item@code{+vfpv3-d16}: Alias for @code{+fp}. +@item@code{+vfpv3xd-fp16}: Enables single-precision only VFPv3 and half floating-point conversion instructions with 16 double-word registers. -@code{+vfpv3-d16-fp16}: Enables VFPv3 and half precision floating-point +@item@code{+vfpv3-d16-fp16}: Enables VFPv3 and half precision floating-point conversion instructions with 16 double-word registers. -@code{+idiv}: Enables integer division instructions in ARM mode. -@code{+nofp}: Disables all FPU instructions. +@item@code{+idiv}: Enables integer division instructions in ARM mode. +@item@code{+nofp}: Disables all FPU instructions. +@end itemize For @code{armv7e-m}: -@code{+fp}: Enables single-precision only VFPv4 instructions with 16 +@itemize @w{} +@item@code{+fp}: Enables single-precision only VFPv4 instructions with 16 double-word registers. -@code{+vfpvf4-sp-d16}: Alias for @code{+fp}. -@code{+fpv5}: Enables single-precision only VFPv5 instructions with 16 +@item@code{+vfpvf4-sp-d16}: Alias for @code{+fp}. +@item@code{+fpv5}: Enables single-precision only VFPv5 instructions with 16 double-word registers. -@code{+fp.dp}: Enables VFPv5 instructions with 16 double-word registers. -@code{+fpv5-d16"}: Alias for @code{+fp.dp}. -@code{+nofp}: Disables all FPU instructions. +@item@code{+fp.dp}: Enables VFPv5 instructions with 16 double-word registers. +@item@code{+fpv5-d16"}: Alias for @code{+fp.dp}. +@item@code{+nofp}: Disables all FPU instructions. +@end itemize For @code{armv8-m.main}: -@code{+dsp}: Enables DSP Extension. -@code{+fp}: Enables single-precision only VFPv5 instructions with 16 +@itemize @w{} +@item@code{+dsp}: Enables DSP Extension. +@item@code{+fp}: Enables single-precision only VFPv5 instructions with 16 double-word registers. -@code{+fp.dp}: Enables VFPv5 instructions with 16 double-word registers. -@code{+cdecp0} (CDE extensions for v8-m architecture with coprocessor 0), -@code{+cdecp1} (CDE extensions for v8-m architecture with coprocessor 1), -@code{+cdecp2} (CDE extensions for v8-m architecture with coprocessor 2), -@code{+cdecp3} (CDE extensions for v8-m architecture with coprocessor 3), -@code{+cdecp4} (CDE extensions for v8-m architecture with coprocessor 4), -@code{+cdecp5} (CDE extensions for v8-m architecture with coprocessor 5), -@code{+cdecp6} (CDE extensions for v8-m architecture with coprocessor 6), -@code{+cdecp7} (CDE extensions for v8-m architecture with coprocessor 7), -@code{+nofp}: Disables all FPU instructions. -@code{+nodsp}: Disables DSP Extension. +@item@code{+fp.dp}: Enables VFPv5 instructions with 16 double-word registers. +@item@code{+cdecp0} (CDE extensions for v8-m architecture with coprocessor 0), +@item@code{+cdecp1} (CDE extensions for v8-m architecture with coprocessor 1), +@item@code{+cdecp2} (CDE extensions for v8-m architecture with coprocessor 2), +@item@code{+cdecp3} (CDE extensions for v8-m architecture with coprocessor 3), +@item@code{+cdecp4} (CDE extensions for v8-m architecture with coprocessor 4), +@item@code{+cdecp5} (CDE extensions for v8-m architecture with coprocessor 5), +@item@code{+cdecp6} (CDE extensions for v8-m architecture with coprocessor 6), +@item@code{+cdecp7} (CDE extensions for v8-m architecture with coprocessor 7), +@item@code{+nofp}: Disables all FPU instructions. +@item@code{+nodsp}: Disables DSP Extension. +@end itemize For @code{armv8.1-m.main}: -@code{+dsp}: Enables DSP Extension. -@code{+fp}: Enables single and half precision scalar Floating Point Extensions +@itemize @w{} +@item@code{+dsp}: Enables DSP Extension. +@item@code{+fp}: Enables single and half precision scalar Floating Point Extensions for Armv8.1-M Mainline with 16 double-word registers. -@code{+fp.dp}: Enables double precision scalar Floating Point Extensions for +@item@code{+fp.dp}: Enables double precision scalar Floating Point Extensions for Armv8.1-M Mainline, implies @code{+fp}. -@code{+mve}: Enables integer only M-profile Vector Extension for +@item@code{+mve}: Enables integer only M-profile Vector Extension for Armv8.1-M Mainline, implies @code{+dsp}. -@code{+mve.fp}: Enables Floating Point M-profile Vector Extension for +@item@code{+mve.fp}: Enables Floating Point M-profile Vector Extension for Armv8.1-M Mainline, implies @code{+mve} and @code{+fp}. -@code{+nofp}: Disables all FPU instructions. -@code{+nodsp}: Disables DSP Extension. -@code{+nomve}: Disables all M-profile Vector Extensions. +@item@code{+nofp}: Disables all FPU instructions. +@item@code{+nodsp}: Disables DSP Extension. +@item@code{+nomve}: Disables all M-profile Vector Extensions. +@end itemize For @code{armv8-a}: -@code{+crc}: Enables CRC32 Extension. -@code{+simd}: Enables VFP and NEON for Armv8-A. -@code{+crypto}: Enables Cryptography Extensions for Armv8-A, implies -@code{+simd}. -@code{+sb}: Enables Speculation Barrier Instruction for Armv8-A. -@code{+predres}: Enables Execution and Data Prediction Restriction Instruction +@itemize @w{} +@item@code{+crc}: Enables CRC32 Extension. +@item@code{+simd}: Enables VFP and NEON for Armv8-A. +@item@code{+crypto}: Enables Cryptography Extensions for Armv8-A, implies @code{+simd}. +@item@code{+sb}: Enables Speculation Barrier Instruction for Armv8-A. +@item@code{+predres}: Enables Execution and Data Prediction Restriction Instruction for Armv8-A. -@code{+nofp}: Disables all FPU, NEON and Cryptography Extensions. -@code{+nocrypto}: Disables Cryptography Extensions. +@item@code{+nofp}: Disables all FPU, NEON and Cryptography Extensions. +@item@code{+nocrypto}: Disables Cryptography Extensions. +@end itemize For @code{armv8.1-a}: -@code{+simd}: Enables VFP and NEON for Armv8.1-A. -@code{+crypto}: Enables Cryptography Extensions for Armv8-A, implies -@code{+simd}. -@code{+sb}: Enables Speculation Barrier Instruction for Armv8-A. -@code{+predres}: Enables Execution and Data Prediction Restriction Instruction +@itemize @w{} +@item@code{+simd}: Enables VFP and NEON for Armv8.1-A. +@item@code{+crypto}: Enables Cryptography Extensions for Armv8-A, implies @code{+simd}. +@item@code{+sb}: Enables Speculation Barrier Instruction for Armv8-A. +@item@code{+predres}: Enables Execution and Data Prediction Restriction Instruction for Armv8-A. -@code{+nofp}: Disables all FPU, NEON and Cryptography Extensions. -@code{+nocrypto}: Disables Cryptography Extensions. +@item@code{+nofp}: Disables all FPU, NEON and Cryptography Extensions. +@item@code{+nocrypto}: Disables Cryptography Extensions. +@end itemize For @code{armv8.2-a} and @code{armv8.3-a}: -@code{+simd}: Enables VFP and NEON for Armv8.1-A. -@code{+fp16}: Enables FP16 Extension for Armv8.2-A, implies @code{+simd}. -@code{+fp16fml}: Enables FP16 Floating Point Multiplication Variant Extensions +@itemize @w{} +@item@code{+simd}: Enables VFP and NEON for Armv8.1-A. +@item@code{+fp16}: Enables FP16 Extension for Armv8.2-A, implies @code{+simd}. +@item@code{+fp16fml}: Enables FP16 Floating Point Multiplication Variant Extensions for Armv8.2-A, implies @code{+fp16}. -@code{+crypto}: Enables Cryptography Extensions for Armv8-A, implies -@code{+simd}. -@code{+dotprod}: Enables Dot Product Extensions for Armv8.2-A, implies -@code{+simd}. -@code{+sb}: Enables Speculation Barrier Instruction for Armv8-A. -@code{+predres}: Enables Execution and Data Prediction Restriction Instruction +@item@code{+crypto}: Enables Cryptography Extensions for Armv8-A, implies @code{+simd}. +@item@code{+dotprod}: Enables Dot Product Extensions for Armv8.2-A, implies @code{+simd}. +@item@code{+sb}: Enables Speculation Barrier Instruction for Armv8-A. +@item@code{+predres}: Enables Execution and Data Prediction Restriction Instruction for Armv8-A. -@code{+nofp}: Disables all FPU, NEON, Cryptography and Dot Product Extensions. -@code{+nocrypto}: Disables Cryptography Extensions. +@item@code{+nofp}: Disables all FPU, NEON, Cryptography and Dot Product Extensions. +@item@code{+nocrypto}: Disables Cryptography Extensions. +@end itemize For @code{armv8.4-a}: -@code{+simd}: Enables VFP and NEON for Armv8.1-A and Dot Product Extensions for +@itemize @w{} +@item@code{+simd}: Enables VFP and NEON for Armv8.1-A and Dot Product Extensions for Armv8.2-A. -@code{+fp16}: Enables FP16 Floating Point and Floating Point Multiplication +@item@code{+fp16}: Enables FP16 Floating Point and Floating Point Multiplication Variant Extensions for Armv8.2-A, implies @code{+simd}. -@code{+crypto}: Enables Cryptography Extensions for Armv8-A, implies -@code{+simd}. -@code{+sb}: Enables Speculation Barrier Instruction for Armv8-A. -@code{+predres}: Enables Execution and Data Prediction Restriction Instruction +@item@code{+crypto}: Enables Cryptography Extensions for Armv8-A, implies @code{+simd}. +@item@code{+sb}: Enables Speculation Barrier Instruction for Armv8-A. +@item@code{+predres}: Enables Execution and Data Prediction Restriction Instruction for Armv8-A. -@code{+nofp}: Disables all FPU, NEON, Cryptography and Dot Product Extensions. -@code{+nocryptp}: Disables Cryptography Extensions. +@item@code{+nofp}: Disables all FPU, NEON, Cryptography and Dot Product Extensions. +@item@code{+nocryptp}: Disables Cryptography Extensions. +@end itemize For @code{armv8.5-a}: -@code{+simd}: Enables VFP and NEON for Armv8.1-A and Dot Product Extensions for +@itemize @w{} +@item@code{+simd}: Enables VFP and NEON for Armv8.1-A and Dot Product Extensions for Armv8.2-A. -@code{+fp16}: Enables FP16 Floating Point and Floating Point Multiplication +@item@code{+fp16}: Enables FP16 Floating Point and Floating Point Multiplication Variant Extensions for Armv8.2-A, implies @code{+simd}. -@code{+crypto}: Enables Cryptography Extensions for Armv8-A, implies -@code{+simd}. -@code{+nofp}: Disables all FPU, NEON, Cryptography and Dot Product Extensions. -@code{+nocryptp}: Disables Cryptography Extensions. - +@item@code{+crypto}: Enables Cryptography Extensions for Armv8-A, implies @code{+simd}. +@item@code{+nofp}: Disables all FPU, NEON, Cryptography and Dot Product Extensions. +@item@code{+nocryptp}: Disables Cryptography Extensions. +@end itemize @cindex @code{-mfpu=} command-line option, ARM @item -mfpu=@var{floating-point-format}