From patchwork Thu Dec 7 15:21:54 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ezra Sitorus X-Patchwork-Id: 175205 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:bcd1:0:b0:403:3b70:6f57 with SMTP id r17csp4856771vqy; Thu, 7 Dec 2023 07:23:21 -0800 (PST) X-Google-Smtp-Source: AGHT+IEgWA/RGVw5W2Pz3lzSlliZ2rseNS1GtIKuZ/KLksLKEzYmQBdhHl3AKY9nQ8FntWmHQeO1 X-Received: by 2002:a67:c516:0:b0:464:79c8:f04e with SMTP id e22-20020a67c516000000b0046479c8f04emr2754500vsk.21.1701962600865; Thu, 07 Dec 2023 07:23:20 -0800 (PST) ARC-Seal: i=4; a=rsa-sha256; t=1701962600; cv=pass; d=google.com; s=arc-20160816; b=uM3bKHu3B1kWdeMtr9TJ1XeW64bD84QmWJiKk4fh9id/kFBDqV+9eBEFAyn/tt9+Fm y2P2c1d9nlYNw5Gb3PP+L2RAdOuoP85AWvVg4CE3oVlBHIF9hAhlFjw/6JVlkSuJ3IJw JLP/goaZ+uHRRi1mApvDxI8/ZkF0YMOCbGK5Ovl9kTEnevPwBfuZQuLo2BiaisATydNn 4SRvWKKK2kk2jRkg3MGKGn3B8fz5KiC9hjUBihKwM0UtyCYsM+l4PxiF5TS4YpbrMQ0W Xz/TJzW+cjOXsE3nsbXlKwgSgsNBvvboTRv2dMX+QkslNkV+ZzeqKfNtjiL922WgOaSo +MWg== ARC-Message-Signature: i=4; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:nodisclaimer :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature:dkim-signature :arc-filter:dmarc-filter:delivered-to; bh=SBEaP0+wISN7hJWbAXaGhSmmR5yxD1h36mPWIXsGiy8=; fh=Nfw27wyEgniZsGAEbsUUX37vOWF621moG02UMdzco6I=; b=u/6YuDQe5lXmOIe3TDWv3Z2lmfOlT4344qJwOP+VR3/zU4wj2QhgqeavfihleSFQBn kVZYXgM06yXbi3bZYWv53Nb9Q4vWtqdL8RJhxgMSl66O5CXlMUwHDkTaLGhmGMOvlGb3 Q6FlO1UwwYuMspep3eqraBBjfq1NrX5SBr2iKK3JabcnNAog/C7ns8IcPYPcv0X+ifDt d1/wi6SPrbbgywhnRuSQ5y345MtSZt3Fzv3kvJ3RuxqtVDXCQ/YfR2rSXCPwmOeCrP7D 14X7F3XuZ4gFCNB+l5xe61mkV5cM/sDd+ENm889yqsz/dxjxsb1IC1V4LbnEk+PHs6D1 HcBw== ARC-Authentication-Results: i=4; mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=8MY8DKFC; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=8MY8DKFC; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id b6-20020a05610222e600b004647cfaed3bsi239745vsh.623.2023.12.07.07.23.20 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 Dec 2023 07:23:20 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=8MY8DKFC; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=8MY8DKFC; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id F000838449D5 for ; Thu, 7 Dec 2023 15:23:04 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2069.outbound.protection.outlook.com [40.107.20.69]) by sourceware.org (Postfix) with ESMTPS id 59B08385AC1B for ; Thu, 7 Dec 2023 15:22:23 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 59B08385AC1B Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 59B08385AC1B Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.20.69 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1701962553; cv=pass; b=GNjyRo/DQHtO0g85Yw82KpGIJ2S9qxweAYiDRJOPqdRQJhCT04Q3lnOHIckgX/qmI513Uh4tben3mGYCtvTzhQlyg5uDskFhvcrXFu5n/G+BdzpV+Bf2WELbYCfvvqk5ZhCnZYsNFXsodr/q8pGCsPV/d2Lb3UtpMdtRZok1oOI= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1701962553; c=relaxed/simple; bh=m7A2xpc8LEuSCcxGVT+GIsXlTVPAnKl2JRRKo50xt60=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=ry5tRfS1oqD47YlsNX8MevIgX3MdUsQVIc8jM0UbJQNkx8KpwDKz8p04HDR0tN1inxZXbt6Rznv6jQZZLFhOmsYYxMCWYlPYrttLvplP2SZ3iEG3hCwvJGJA6H2H2rm09LLSvaZ8Y8XGcbsyTSkgz2oo/Z1u1EKp8XOIgLXE9EY= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=L+BQe0BvGcA/1MBlQES2vB8Q0a4JDqebxQJlthyd5H9/xGvE0+9ejtMCX8tUJtom01odogGnMuJQiE/QzhwunkKJIN7DRXzRgBkTFatEW+HFw7lpVtL3b1FMBCc3oLwwfzqf0JWRObOAxEsYDOhzg550yIYDMCVFZaB1vHBhix7MJdGJE+LEpN6R/rYB7aKrXKSRxpeVLxA4gGIXb5omM4kLf9UUb3NULQbKl/QKiTNCQjShz7Pr7ZeVZDEMgBQJiBe4iav9R/FfHJI4C93Yp2dY7Jm17onwEu+iF2P/H546M/1V3FqfpcXKaomv1/0MXztzXOi3DbvNAj6NMcglNw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=SBEaP0+wISN7hJWbAXaGhSmmR5yxD1h36mPWIXsGiy8=; b=QvyqKu9ySPdD8wag28no3B6bHKWFWw2Q+FjwUwXcQmd/vM4FhNQiIeUbsExNrxEqKiPWAfal/oMTTh+z11KANZCY9h/197FrO/PuckZbVNNqf8oRrNcLOTPV+lYPiyooIfiiFnl9H6ZX2RAD+2jDs/d7itH5I9wF/3jSfz2jgu7LkoG7tFWKJPlWud1nVKL9wGCZMFW24It5vFyG7kzHdeERGAMIzbLt6gLPlYF1dUEEDslwNqw/EvU/mU6b5R6igI8ujacv7ljcG3wLCSPmn2K9qWqyC1T1Zotny8zqE61qFum4LznvPKXKgXGp86Hc0dHyRr9nlqM7IOi1QN2zhA== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=SBEaP0+wISN7hJWbAXaGhSmmR5yxD1h36mPWIXsGiy8=; b=8MY8DKFCDahw7Hp4T/2RfGWIjLymKyYnDO8MoP4QqHMBLDzZpYKnI3VXBHxOnDn2LBHfxRA32vXovgCCQ373m44g/gYLUR8COVzHwhobEf6ls/UV4apPXL4yb3U+bV5d0QGUPaP3DjbWmg1vr9qZ/wEdcmZh+jaWdupLDjJ7NHA= Received: from AS4P190CA0042.EURP190.PROD.OUTLOOK.COM (2603:10a6:20b:5d1::19) by AM9PR08MB6305.eurprd08.prod.outlook.com (2603:10a6:20b:284::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.25; Thu, 7 Dec 2023 15:22:20 +0000 Received: from AM4PEPF00027A61.eurprd04.prod.outlook.com (2603:10a6:20b:5d1:cafe::8e) by AS4P190CA0042.outlook.office365.com (2603:10a6:20b:5d1::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.34 via Frontend Transport; Thu, 7 Dec 2023 15:22:20 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AM4PEPF00027A61.mail.protection.outlook.com (10.167.16.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.20 via Frontend Transport; Thu, 7 Dec 2023 15:22:19 +0000 Received: ("Tessian outbound 8289ea11ec17:v228"); Thu, 07 Dec 2023 15:22:19 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 5be0a96bea161e36 X-CR-MTA-TID: 64aa7808 Received: from a9fd763de7ed.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 6D0A3487-2EB5-4EAE-8655-71EDFCFCCFDA.1; Thu, 07 Dec 2023 15:22:13 +0000 Received: from EUR05-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id a9fd763de7ed.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Thu, 07 Dec 2023 15:22:13 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=FTOCM9ZPsIigzdMDYI3Q9O6Pf+0lTIS13TaRIc65NzNwdnv0R1DfZB5w1v8Gi/fvGrhi0ZKlinBL6RATctV4M+ttQbTaHQe8nA1M9DTChsQr5QRQU9CZCsRWMN1aCLfvdY+ykQl1t+ct4yjXl+753XRIhNAgQa6q7l6GjA9n8q/EILYRwQ53Iora6Qvs3X+mnVJODIN/QGmFw4MCL+BAiZd7DiyIfl0Og4hoHt429YLpN5lNPFxWnv7xJ10qSflI2RWzTrTgSa62FJ1DUGM3CgpwPzRDs/ZK89WxKgsw7goxa7HfX9li4nNoZuP6K2UXGI49qKcYJ6vPc4Tce/97KA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=SBEaP0+wISN7hJWbAXaGhSmmR5yxD1h36mPWIXsGiy8=; b=M8XkfqJJgFNdRjj5Ul/cQRVqOxwsuLdvnFpgOHfvh5ntjMBxcYyD0dAjqdzAYbsZBg6o9slyHx/fYP/Yd5VhhE6ttcZPArAibO23oCQyXGcgHY2khue4IC7m0EyBb5IvumA7J7uwWsUdXV73OrY/OH/iiF36FHoleB+tbhXRB+kfEhhylfJVDJmB8cqPEJAOajWXYQrTJQjUQwJ/TF+PY8NzemVsOR67vHzaL/fY2KIv4WhtzNTBdDQGJZqobDDFaywPZRZBxU84EUO5/Qen+zWIsj5RwG64n5KW01bgpz4zWYbnyi3XpoCq3Mfr3fj72GiuvsUswwQOrE6p2dGoWw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=SBEaP0+wISN7hJWbAXaGhSmmR5yxD1h36mPWIXsGiy8=; b=8MY8DKFCDahw7Hp4T/2RfGWIjLymKyYnDO8MoP4QqHMBLDzZpYKnI3VXBHxOnDn2LBHfxRA32vXovgCCQ373m44g/gYLUR8COVzHwhobEf6ls/UV4apPXL4yb3U+bV5d0QGUPaP3DjbWmg1vr9qZ/wEdcmZh+jaWdupLDjJ7NHA= Received: from AS9PR06CA0531.eurprd06.prod.outlook.com (2603:10a6:20b:49d::26) by PAVPR08MB9700.eurprd08.prod.outlook.com (2603:10a6:102:31f::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.34; Thu, 7 Dec 2023 15:22:11 +0000 Received: from AM3PEPF00009BA2.eurprd04.prod.outlook.com (2603:10a6:20b:49d:cafe::8b) by AS9PR06CA0531.outlook.office365.com (2603:10a6:20b:49d::26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.27 via Frontend Transport; Thu, 7 Dec 2023 15:22:11 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by AM3PEPF00009BA2.mail.protection.outlook.com (10.167.16.27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7068.24 via Frontend Transport; Thu, 7 Dec 2023 15:22:10 +0000 Received: from AZ-NEU-EX03.Arm.com (10.251.24.31) by AZ-NEU-EX03.Arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Thu, 7 Dec 2023 15:22:08 +0000 Received: from e127754.cambridge.arm.com (10.1.34.67) by mail.arm.com (10.251.24.31) with Microsoft SMTP Server id 15.1.2507.32 via Frontend Transport; Thu, 7 Dec 2023 15:22:08 +0000 From: To: CC: Subject: [PATCH v2 1/3] [GCC] arm: vld1q_types_x2 ACLE intrinsics Date: Thu, 7 Dec 2023 15:21:54 +0000 Message-ID: <20231207152156.1426-2-Ezra.Sitorus@arm.com> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20231207152156.1426-1-Ezra.Sitorus@arm.com> References: <20231207152156.1426-1-Ezra.Sitorus@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: AM3PEPF00009BA2:EE_|PAVPR08MB9700:EE_|AM4PEPF00027A61:EE_|AM9PR08MB6305:EE_ X-MS-Office365-Filtering-Correlation-Id: 1bc016ca-7def-4003-f256-08dbf7384dec x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: LVWCcYQead7BzeM1PRF6+ScR6Kwl2N/7KKVBw/8hoVtbi4VpHteG9OCLoPVyzk3ds+8walw8zqxjWY3w70FXZSAY0ndwEwQeEos2w7FMM922gTZCLKpoPQSC6lUTYBPib3MWgDB2Fu4SvAmCoEX6Aor/g+Cb+bNRxfntd22Ee+BIsGwehJDHLXc0U08AFJEDdH+CdjI+mVE6198+rx4ApLVW/sBxQtuQj0IoB+eGEcoj2IRyMeGqeeCvPogjU8QNBs0Wg77hMCj2/f1brK+C8N4FnF7yIIVUa62d1HlonbLF41OaBtJbt9Sy7BA13HJdAjKbJJtWlLRYbGIzJNYITQLrGa+4FddJtTOYVSsyN/SwZiqPcp3Xyw9DgtgalXt9FmsUX0g00S3OrTHIFTwImrwCPgbpLSWtGzecwmkDMspBIo79KhxkXjBAtvpBHvNi0LJdaki4Ai9twcZhR4A+sk1Qq0SZ2xwdjOsEOsQ7yixejKEigk5MIy5gMJku4XQrCmZmEUB2rwykuKFkdF+InsSlAWy3u1Gbp4m5B6IcptQ2uVkzAY+WysUBVxdW/JfwQe9aRLbrfPSpirsTHXGtd529igmr+tzwyQua+G1wbh7Cj0YBMd36iLVfj4cjqR0LM5WNmduwRdidVe00tu1zw3geeqTXipq5HISI3gQGJ724nVn3KY033RobQgtDoDYWInA8EIcj90rtF3f9vfDZNv+LKUjFnknvvzDZSHD+uHcekCBuJAPzwQKrpoOlNVkRHHqepF4RRUz1rpCyk1m6lyYJXqzPB5uOXxNOWITt0azZbl1uNZDQPAzC0hqSv4t77DDspvBv/nNpT5LtjwyevuZolE8Vtc23DN20E98h2f0= X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(4636009)(136003)(396003)(376002)(39860400002)(346002)(230922051799003)(1800799012)(64100799003)(82310400011)(186009)(451199024)(40470700004)(36840700001)(46966006)(40460700003)(82740400003)(2616005)(26005)(336012)(7696005)(6666004)(1076003)(36860700001)(83380400001)(47076005)(8676002)(41300700001)(4326008)(8936002)(70206006)(478600001)(966005)(2876002)(316002)(6916009)(30864003)(2906002)(70586007)(356005)(81166007)(86362001)(5660300002)(36756003)(426003)(40480700001)(84970400001)(87944015)(36900700001)(357404004); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAVPR08MB9700 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM4PEPF00027A61.eurprd04.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: f1cd4f65-dc6f-486a-0b0a-08dbf738485b X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: m+TuRQoX72KTK141iG2AiIUcvp8yZlCFRGnn30hak+rxJkfEm8MWMV0iXdN6jpF6wfFDzcKNKxT++Cifpe2nLIrOXwhEb7QVuZZfk85KQ/m4z8t+2Yn/iWa7BqHUwu7hv3gdpwGsRflSE2+/2sbBqoSwd+oOZkHCrQbST65IgleQI7BQdh/vkqyK4jRukiZ8RhHXIRXyFmqKBWvtX44clpWkYwt/RbdiynN0wquzRZtyNZSL5Z540Hd5N1GyRcxr5rqbFdnRno3IRZkFYCm+3678HRISN38THGirSWwh/01KOHYTcBvH45VlCR2s9OP/d3tVrSCl7iZ3HIPhn3/t7rJr5hs/q6Q3n20hG1zyA0ydL3DoeWgG5CXWrJ/lLM0jqeTfwC0dwN8Ki7cYkN+XQiY/5TsXK9jMc9vwoMVYcKluuOg4ytSEWPHQn+ejKri2rEesNcl2AFQEgchAGuNxLd4ce1x4QSbMjtO189HPkUMwWmA/cto1A1ApcrAOkXWWLGuTnoCj9syIv0ua41dWUlNpb41vqDsAr1Y/s+0XZGWu5GF9P7qpyX2+II29rtvaKDgiIvtKlJwmVU4fYiSxNDh2fnbZ8qnHBxEwhYoeSF/eSh8M1W5XvEcU8MN3F8h7TDDNODqeuQqrZivtwOYFj3rLX5rpCzfyKt2qwPzOHyFPilN9H9P+XU9Ol8z2FQYILlpIRSFEkVcasAbKQ1OpfzYfiYjLkC9MFAOQt71VmJNis2uhPki+GjZhJYxgvznnHp0oW5InZ9Tuz2z83HBrzH4eZhCg/igW4K+n/Hdx21uYq6NS2CI67MpOBvM8Hgbs X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(4636009)(396003)(346002)(39860400002)(376002)(136003)(230922051799003)(451199024)(186009)(1800799012)(64100799003)(82310400011)(40470700004)(46966006)(36840700001)(8676002)(8936002)(2616005)(4326008)(1076003)(5660300002)(966005)(36756003)(6666004)(7696005)(478600001)(316002)(70586007)(70206006)(6916009)(41300700001)(2906002)(30864003)(82740400003)(2876002)(81166007)(40480700001)(84970400001)(47076005)(40460700003)(36860700001)(86362001)(26005)(83380400001)(426003)(336012)(87944015)(357404004); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Dec 2023 15:22:19.9879 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 1bc016ca-7def-4003-f256-08dbf7384dec X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AM4PEPF00027A61.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9PR08MB6305 X-Spam-Status: No, score=-12.1 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1784637135877705543 X-GMAIL-MSGID: 1784637135877705543 From: Ezra Sitorus This patch is part of a series of patches implementing the _xN variants of the vld1q intrinsic for the arm port. This patch adds the _x2 variants of the vld1q intrinsic. ACLE documents: https://developer.arm.com/documentation/ihi0053/latest/ ISA documents: https://developer.arm.com/documentation/ddi0487/latest/ gcc/ChangeLog: * config/arm/arm_neon.h (vld1q_u8_x2, vld1q_u16_x2, vld1q_u32_x2, vld1q_u64_x2): New. (vld1q_s8_x2, vld1q_s16_x2, vld1q_s32_x2, vld1q_s64_x2): New. (vld1q_f16_x2, vld1q_f32_x2): New. (vld1q_p8_x2, vld1q_p16_x2, vld1q_p64_x2): New. (vld1q_bf16_x2): New. * config/arm/arm_neon_builtins.def (vld1_x2): New entries. * config/arm/neon.md (vld1_x2): New. gcc/testsuite/ChangeLog: * gcc.target/arm/simd/vld1q_base_xN_1.c: Add new test. * gcc.target/arm/simd/vld1q_bf16_xN_1.c: Add new test. * gcc.target/arm/simd/vld1q_fp16_xN_1.c: Add new test. * gcc.target/arm/simd/vld1q_p64_xN_1.c: Add new test. --- gcc/config/arm/arm_neon.h | 128 ++++++++++++++++++ gcc/config/arm/arm_neon_builtins.def | 1 + gcc/config/arm/neon.md | 10 ++ .../gcc.target/arm/simd/vld1q_base_xN_1.c | 67 +++++++++ .../gcc.target/arm/simd/vld1q_bf16_xN_1.c | 13 ++ .../gcc.target/arm/simd/vld1q_fp16_xN_1.c | 14 ++ .../gcc.target/arm/simd/vld1q_p64_xN_1.c | 14 ++ 7 files changed, 247 insertions(+) create mode 100644 gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c create mode 100644 gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c create mode 100644 gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c create mode 100644 gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c diff --git a/gcc/config/arm/arm_neon.h b/gcc/config/arm/arm_neon.h index cdfdb44259a..3eb41c6bdc8 100644 --- a/gcc/config/arm/arm_neon.h +++ b/gcc/config/arm/arm_neon.h @@ -10403,6 +10403,15 @@ vld1q_p64 (const poly64_t * __a) return (poly64x2_t)__builtin_neon_vld1v2di ((const __builtin_neon_di *) __a); } +__extension__ extern __inline poly64x2x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p64_x2 (const poly64_t * __a) +{ + union { poly64x2x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + #pragma GCC pop_options __extension__ extern __inline int8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -10432,6 +10441,42 @@ vld1q_s64 (const int64_t * __a) return (int64x2_t)__builtin_neon_vld1v2di ((const __builtin_neon_di *) __a); } +__extension__ extern __inline int8x16x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s8_x2 (const int8_t * __a) +{ + union { int8x16x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline int16x8x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s16_x2 (const int16_t * __a) +{ + union { int16x8x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + +__extension__ extern __inline int32x4x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s32_x2 (const int32_t * __a) +{ + union { int32x4x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v4si ((const __builtin_neon_si *) __a); + return __rv.__i; +} + +__extension__ extern __inline int64x2x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s64_x2 (const int64_t * __a) +{ + union { int64x2x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + #if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) __extension__ extern __inline float16x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -10448,6 +10493,26 @@ vld1q_f32 (const float32_t * __a) return (float32x4_t)__builtin_neon_vld1v4sf ((const __builtin_neon_sf *) __a); } +#if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) +__extension__ extern __inline float16x8x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_f16_x2 (const float16_t * __a) +{ + union { float16x8x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v8hf (__a); + return __rv.__i; +} +#endif + +__extension__ extern __inline float32x4x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_f32_x2 (const float32_t * __a) +{ + union { float32x4x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v4sf ((const __builtin_neon_sf *) __a); + return __rv.__i; +} + __extension__ extern __inline uint8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1q_u8 (const uint8_t * __a) @@ -10476,6 +10541,42 @@ vld1q_u64 (const uint64_t * __a) return (uint64x2_t)__builtin_neon_vld1v2di ((const __builtin_neon_di *) __a); } +__extension__ extern __inline uint8x16x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u8_x2 (const uint8_t * __a) +{ + union { uint8x16x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint16x8x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u16_x2 (const uint16_t * __a) +{ + union { uint16x8x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint32x4x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u32_x2 (const uint32_t * __a) +{ + union { uint32x4x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v4si ((const __builtin_neon_si *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint64x2x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u64_x2 (const uint64_t * __a) +{ + union { uint64x2x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + __extension__ extern __inline poly8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1q_p8 (const poly8_t * __a) @@ -10490,6 +10591,24 @@ vld1q_p16 (const poly16_t * __a) return (poly16x8_t)__builtin_neon_vld1v8hi ((const __builtin_neon_hi *) __a); } +__extension__ extern __inline poly8x16x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p8_x2 (const poly8_t * __a) +{ + union { poly8x16x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline poly16x8x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p16_x2 (const poly16_t * __a) +{ + union { poly16x8x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + __extension__ extern __inline int8x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1_lane_s8 (const int8_t * __a, int8x8_t __b, const int __c) @@ -19782,6 +19901,15 @@ vld1q_bf16 (const bfloat16_t * __ptr) return __builtin_neon_vld1v8bf (__ptr); } +__extension__ extern __inline bfloat16x8x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_bf16_x2 (const bfloat16_t * __ptr) +{ + union { bfloat16x8x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v8bf ((const __builtin_neon_bf *) __ptr); + return __rv.__i; +} + __extension__ extern __inline bfloat16x4x2_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld2_bf16 (bfloat16_t const * __ptr) diff --git a/gcc/config/arm/arm_neon_builtins.def b/gcc/config/arm/arm_neon_builtins.def index 94b15238123..6a8f0cb2ce1 100644 --- a/gcc/config/arm/arm_neon_builtins.def +++ b/gcc/config/arm/arm_neon_builtins.def @@ -301,6 +301,7 @@ VAR1 (TERNOP, vtbx4, v8qi) VAR13 (LOAD1, vld1, v8qi, v4hi, v4hf, v2si, v2sf, v16qi, v8hi, v8hf, v4si, v4sf, v2di, v4bf, v8bf) +VAR7 (LOAD1, vld1_x2, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) VAR12 (LOAD1LANE, vld1_lane, v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di, v4bf, v8bf) VAR10 (LOAD1, vld1_dup, diff --git a/gcc/config/arm/neon.md b/gcc/config/arm/neon.md index d213369ffc3..55049ea549f 100644 --- a/gcc/config/arm/neon.md +++ b/gcc/config/arm/neon.md @@ -4957,6 +4957,16 @@ if (BYTES_BIG_ENDIAN) [(set_attr "type" "neon_load1_1reg")] ) +(define_insn "neon_vld1_x2" + [(set (match_operand:OI 0 "s_register_operand" "=w") + (unspec:OI [(match_operand:OI 1 "neon_struct_operand" "Um") + (unspec:VQXBF [(const_int 0)] UNSPEC_VSTRUCTDUMMY)] + UNSPEC_VLD1))] + "TARGET_NEON" + "vld1.\t%h0, %A1" + [(set_attr "type" "neon_load1_2reg")] +) + ;; The lane numbers in the RTL are in GCC lane order, having been flipped ;; in arm_expand_neon_args. The lane numbers are restored to architectural ;; lane order here. diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c new file mode 100644 index 00000000000..1d31777afdf --- /dev/null +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c @@ -0,0 +1,67 @@ +/* { dg-do assemble } */ +/* { dg-require-effective-target arm_neon_ok } */ +/* { dg-options "-save-temps -O2" } */ +/* { dg-add-options arm_neon } */ + +#include "arm_neon.h" + +uint8x16x2_t test_vld1q_u8_x2 (uint8_t * a) +{ + return vld1q_u8_x2 (a); +} + +uint16x8x2_t test_vld1q_u16_x2 (uint16_t * a) +{ + return vld1q_u16_x2 (a); +} + +uint32x4x2_t test_vld1q_u32_x2 (uint32_t * a) +{ + return vld1q_u32_x2 (a); +} + +uint64x2x2_t test_vld1q_u64_x2 (uint64_t * a) +{ + return vld1q_u64_x2 (a); +} + +int8x16x2_t test_vld1q_s8_x2 (int8_t * a) +{ + return vld1q_s8_x2 (a); +} + +int16x8x2_t test_vld1q_s16_x2 (int16_t * a) +{ + return vld1q_s16_x2 (a); +} + +int32x4x2_t test_vld1q_s32_x2 (int32_t * a) +{ + return vld1q_s32_x2 (a); +} + +int64x2x2_t test_vld1q_s64_x2 (int64_t * a) +{ + return vld1q_s64_x2 (a); +} + +float32x4x2_t test_vld1q_f32_x2 (float32_t * a) +{ + return vld1q_f32_x2 (a); +} + +poly8x16x2_t test_vld1q_p8_x2 (poly8_t * a) +{ + return vld1q_p8_x2 (a); +} + +poly16x8x2_t test_vld1q_p16_x2 (poly16_t * a) +{ + return vld1q_p16_x2 (a); +} + +/* { dg-final { scan-assembler-times {vld1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vld1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ + diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c new file mode 100644 index 00000000000..5f6fc98640e --- /dev/null +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c @@ -0,0 +1,13 @@ +/* { dg-do assemble } */ +/* { dg-require-effective-target arm_v8_2a_bf16_neon_ok } */ +/* { dg-options "-save-temps -O2" } */ +/* { dg-add-options arm_v8_2a_bf16_neon } */ + +#include "arm_neon.h" + +bfloat16x8x2_t test_vld1q_bf16_x2 (bfloat16_t * a) +{ + return vld1q_bf16_x2 (a); +} + +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c new file mode 100644 index 00000000000..aecf491a4de --- /dev/null +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c @@ -0,0 +1,14 @@ +/* { dg-do assemble } */ +/* { dg-require-effective-target arm_neon_fp16_ok } */ +/* { dg-options "-save-temps -O2" } */ +/* { dg-add-options arm_neon_fp16 } */ + +#include "arm_neon.h" + +float16x8x2_t test_vld1q_f16_x2 (float16_t * a) +{ + return vld1q_f16_x2 (a); +} + +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ + diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c new file mode 100644 index 00000000000..04ceb5e4a24 --- /dev/null +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c @@ -0,0 +1,14 @@ +/* { dg-do assemble } */ +/* { dg-require-effective-target arm_crypto_ok } */ +/* { dg-options "-save-temps -O2" } */ +/* { dg-add-options arm_crypto } */ + +#include "arm_neon.h" + +poly64x2x2_t test_vld1q_p64_x2 (poly64_t * a) +{ + return vld1q_p64_x2 (a); +} + +/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 1 } } */ + From patchwork Thu Dec 7 15:21:55 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ezra Sitorus X-Patchwork-Id: 175204 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:bcd1:0:b0:403:3b70:6f57 with SMTP id r17csp4856753vqy; Thu, 7 Dec 2023 07:23:20 -0800 (PST) X-Google-Smtp-Source: AGHT+IHHDGXJZMqfugnXPrjRRBnG2tQqMyXNOHXZ2pfhj8noWeBU8bzn64AkBXIrMUJHY6ewy1x/ X-Received: by 2002:a05:6870:e89:b0:1fb:1aaf:8007 with SMTP id mm9-20020a0568700e8900b001fb1aaf8007mr3490700oab.30.1701962599834; Thu, 07 Dec 2023 07:23:19 -0800 (PST) ARC-Seal: i=4; a=rsa-sha256; t=1701962599; cv=pass; d=google.com; s=arc-20160816; b=CCl/J2o8DoRV4NGPDv2NXoR0zFtfonKhkpiNHTOSVdHCcRfYJJ6Tz1u1AufM/1+vBD aYPiSiCCDSI6/ffCXd6Tkavmy7PdrW3AI8mlELQrOw7LcJAuuceDaOy/24/zRBkBWJOL oOUMDvyu0auldXMOFdmzjfzBUSxLdmHmqW4lphOFNHAkbW0hndSLbLYD49gUgza6Dq1n Rn3YuGrzxTNbFlqf43oWWM28g8zVhvRuT3cjirhFbucU1/kK+8LGNxnBJdQaJDYPr5XQ MKXUBBLqI3R4SHAVIMDOWyozjV7IgsoCE+D40fKzLP4qfa+9OO/SPiQY+NlkFsBlq+ri m9Lg== ARC-Message-Signature: i=4; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:nodisclaimer :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature:dkim-signature :arc-filter:dmarc-filter:delivered-to; bh=WsDDBve/O7wo1h2/XoND4ZukDklLz8aDNyLpMFjdqzY=; fh=Nfw27wyEgniZsGAEbsUUX37vOWF621moG02UMdzco6I=; b=VYe12TTpQZfgGbhljfT778U7O2WfPfAXXcGuJeUpwif3uJrF+bwu1XoJULVkn6k3jf uwbVnx7glQKLPx1SRiYduJyx6zwvzC+KK7R+hLB5aT/tCOMQWgoxEk/IJ/Bd2rFy53Fe ovkqDKn/9i4YSlF60KWEaacQy7hvZO9ivG1G2RD+a0r6BFXGWqyBch17+PJ9/7lSZr10 qwGv2nvrsX9DMMoRL7bqe7Ql+sTi6v+8o3/HLiYrk/sJ1sdXqESa7epvYBCJGpPqCnWQ AAI2TLBMS14GyhNuIBQwSNXjlXrEa/ZUpJ5BKOCd4B6P48UrDrxdGtRy/mYAldJudMfc 6h+g== ARC-Authentication-Results: i=4; mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=68JBv7rV; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=68JBv7rV; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (server2.sourceware.org. [8.43.85.97]) by mx.google.com with ESMTPS id g7-20020ab02447000000b007c5e9d80826si219497uan.226.2023.12.07.07.23.19 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 Dec 2023 07:23:19 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) client-ip=8.43.85.97; Authentication-Results: mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=68JBv7rV; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=68JBv7rV; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 5312E38708AC for ; Thu, 7 Dec 2023 15:23:04 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05on2059.outbound.protection.outlook.com [40.107.22.59]) by sourceware.org (Postfix) with ESMTPS id 9E000385AC2C for ; Thu, 7 Dec 2023 15:22:23 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 9E000385AC2C Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 9E000385AC2C Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.22.59 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1701962551; cv=pass; b=I9zb0zf6cEIsDU5Tdwp7GwWaB7Vn8A3ID2qXw3V3Y/54Zis+Z0Rhd8n9Mnq1mDQZFiqCMBSKqThK/ZxMquDStRMhG0tu5vZEVYbOm5cLbrM1pXgOVDI8rTZ5pJ2XBrZS0QjCIcDdgSYKfb3Qc1nsJO/hhHx9YygTvkjv6F/ltLo= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1701962551; c=relaxed/simple; bh=FMagEb0xfv7EleBX5QpW8yvTpQqfdQwsQYY6ocs0dcU=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=cE5tNl48XEzmrU7nHm7hbdBBVWUPsKsedAS7r+moKKugbNksK/jtI2dn4D/yWP1GpUXxpkcn8DBVvcJz8YWe+I7+IGCf0s2VWKFYiYcu6ojxM4eEZZnAZGjdaU3FhUVKRp/woythx+U3s09loLC1s/4TpRqFGQH94U84297X/hI= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=V3sSLSOliVYsPuDWCr7vwqvSxaOev2aY32VPCH+g5uZvKW2xZC+oCuuwtFKvroUcRIJ4COoPGAfqMbbo/LkDTd1Ux+qRh2TiXZAXFBMCQ2K1WQBBc2b1elSauD7HGMVVGmHHD2Kfozi0hH35wgfla+fqMVYcd1c/iWNBiG1XQUdgLK3K9OcxP//mz6lUhA//TGhns5BGaon6w/sOtDqhvbyFwavLjacHkz82F3+9TBCBCkajtH9bjJyO9ni+jDy8miF25eRDB52hZwF9SuSXLUIW9mZVKV85TPfoXao/1xFYJXd5pmp1UM1Nw4yyZqXq5pS6vIq40NUAOTEUsFx77g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=WsDDBve/O7wo1h2/XoND4ZukDklLz8aDNyLpMFjdqzY=; b=kFltEIAYxY2MY3QuhOAGsSAPACs27Rye+xSB9hWK4FngRwJJiyVLGtJDOhegD5zwz+dfZCuYWkYSNgxMXWPeN+r8+pOmukb6REbqgw6jVLJPurc8zsxYtVXmmhbsDzX/Ln+MtoWELrDZR5862hls9B7fhMYUK4tKtXhjRBo17c7MaNumlDI0ptHJS+xXrwNnuRkS8h7yhpw6/YJvz47PAGWUGOx+2AH2CVbifvG5zHWR/bHqkYS9Xf7znr0ArMU+Ox0PN+qATD+YgIPwWBQX9myacXblFGQ59E3lsc6TY0wG2vk200XfxrrvAGcb9IIgdJ+K4vV9oXHCtmCd1qknGw== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=WsDDBve/O7wo1h2/XoND4ZukDklLz8aDNyLpMFjdqzY=; b=68JBv7rVm3pAzoS91jhmX/d3LR1kLDOB0/9ESEhGkcrTjLIG2ZYQrVhOE+HJNhUIs0yw6/SKHcHHHPNZC/4H4B4LZLE05VliVfJpZ+jA0bTe4H8ZhmrVsx7sbsdLLEOZUlTuG5PSY93y1rijyhJBTRMqUZyzdmXAuHJ3+GdPh3A= Received: from AS9PR06CA0508.eurprd06.prod.outlook.com (2603:10a6:20b:49b::32) by DB4PR08MB8173.eurprd08.prod.outlook.com (2603:10a6:10:383::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.27; Thu, 7 Dec 2023 15:22:20 +0000 Received: from AMS1EPF00000047.eurprd04.prod.outlook.com (2603:10a6:20b:49b:cafe::d9) by AS9PR06CA0508.outlook.office365.com (2603:10a6:20b:49b::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.33 via Frontend Transport; Thu, 7 Dec 2023 15:22:20 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AMS1EPF00000047.mail.protection.outlook.com (10.167.16.135) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.20 via Frontend Transport; Thu, 7 Dec 2023 15:22:19 +0000 Received: ("Tessian outbound 5d213238733f:v228"); Thu, 07 Dec 2023 15:22:19 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: f2f775e89b7042fb X-CR-MTA-TID: 64aa7808 Received: from 4659aefd44d7.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id E3E84325-B464-483E-855E-2262063A4A1E.1; Thu, 07 Dec 2023 15:22:13 +0000 Received: from EUR04-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 4659aefd44d7.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Thu, 07 Dec 2023 15:22:13 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=FFVJoMzUTosL3dmwWw9DSS4/FsdlHLTray/oS0Fti134GpwrlD/iOl2fETwHIfvmz70NddCLNddVTDpd9+zH6WaVb+INAChrJ37YyRzCvVnY7W2bMvKp8ShXNikdBlckLoM1z0yIh8yvBsVRnReKtSgBKYJK8iR5bCWSwSDQpXawNjBmjXCWSg+L6OrBoQWHMXWqkWT0eJ3HNpvIUv6sF+oaT7BZGYvY6KdSSA1VDYjOyD4seXpxa+JV2lNGaPMvM9v7EQGcL8PkkYnumukgdPoHutM6Cn83Bkc4Q1GMBSa/B2wXV21W1GpxNkie0/dMezyZT9lGarkByD/AVFvYhA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=WsDDBve/O7wo1h2/XoND4ZukDklLz8aDNyLpMFjdqzY=; b=Gc/aiN9zYjxRVLIduJ/wUS2jY6jVkT+iMPY9MvSl8OGNRjs/Ed8fMzr8Wtuu3NQMS5eow+xUZTYLoySMAaSBDFgdNgbZ5wM0EHWWn1LpKnVBUKmuzmC9jN2jLK9SxWDw/W+GbiIp7mF6qnGUTKjScYzU3JlfsQlbL8vtyXLP44+4Hl47ihA26VFpaVH7BE/81rx3IsZaTsWIy/WQLo+48xnFlB9+G44mbEdH4makG3B0h95LcKS6pBTRV6hK5y5sdjEQCV7fEJyMkBJhQz5891tjrgs9jtC9BVMPHmYxCoQSaSMOObR17PCzR6EUf8l5FXbi44BRGQKNd7CDKFKRsA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=WsDDBve/O7wo1h2/XoND4ZukDklLz8aDNyLpMFjdqzY=; b=68JBv7rVm3pAzoS91jhmX/d3LR1kLDOB0/9ESEhGkcrTjLIG2ZYQrVhOE+HJNhUIs0yw6/SKHcHHHPNZC/4H4B4LZLE05VliVfJpZ+jA0bTe4H8ZhmrVsx7sbsdLLEOZUlTuG5PSY93y1rijyhJBTRMqUZyzdmXAuHJ3+GdPh3A= Received: from AM8P251CA0003.EURP251.PROD.OUTLOOK.COM (2603:10a6:20b:21b::8) by AS2PR08MB9920.eurprd08.prod.outlook.com (2603:10a6:20b:55a::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.34; Thu, 7 Dec 2023 15:22:11 +0000 Received: from AM3PEPF00009B9F.eurprd04.prod.outlook.com (2603:10a6:20b:21b:cafe::a7) by AM8P251CA0003.outlook.office365.com (2603:10a6:20b:21b::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.34 via Frontend Transport; Thu, 7 Dec 2023 15:22:11 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by AM3PEPF00009B9F.mail.protection.outlook.com (10.167.16.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7068.20 via Frontend Transport; Thu, 7 Dec 2023 15:22:10 +0000 Received: from AZ-NEU-EX03.Arm.com (10.251.24.31) by AZ-NEU-EX03.Arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Thu, 7 Dec 2023 15:22:09 +0000 Received: from e127754.cambridge.arm.com (10.1.34.67) by mail.arm.com (10.251.24.31) with Microsoft SMTP Server id 15.1.2507.32 via Frontend Transport; Thu, 7 Dec 2023 15:22:09 +0000 From: To: CC: Subject: [PATCH v2 2/3] [GCC] arm: vld1q_types_x3 ACLE intrinsics Date: Thu, 7 Dec 2023 15:21:55 +0000 Message-ID: <20231207152156.1426-3-Ezra.Sitorus@arm.com> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20231207152156.1426-1-Ezra.Sitorus@arm.com> References: <20231207152156.1426-1-Ezra.Sitorus@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: AM3PEPF00009B9F:EE_|AS2PR08MB9920:EE_|AMS1EPF00000047:EE_|DB4PR08MB8173:EE_ X-MS-Office365-Filtering-Correlation-Id: 642aa49a-fe13-41af-76a6-08dbf7384de4 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: m0gfVbiE0LQvb2/TAX1T+GsQxYmU0ldOafzZIaybjwOSfaLs4h3Hfese6dGiIG94fvpsCPmhXvcwboDxFzU0gTHHQWOyij+TNYDOzwkGF4U7IdBXYgCwgCdSjbBuJpkRrdNZgWFp8GngyS9nsC9WwJagkIrfPZT5YBh2+zcjEH+N/bZSNrb5mFeYKHcZzXTk61522TcM4HOWO65+KjoPvHZySO2KPUEcgLlTMo6DhSGeRbMKZQsa9I5VAl4yPTX7OvB/0IlMHVKAc1u6gLwqB8RYV6bkLCEC+64Xw64J948tGHAw0jYwEnUCpHkO47w+PYBAiy8Byguf3+L/kuNWp6njw2JVH9Tb1/PDjrq87Ql/Ym7vVvNWk7r2UlyExt9Bb5+6Pr14M6YvqIJW1evzPmrDZEAn8eGRhtx7wZvBeaLm3VJN9sbuHOm6mFvH6PbbfCRk4mGyCsO3c40e23ijIvTkHrv8w4o98YKrJwnHW0ICoi6XIJy55kYsSt87ku2MqBUoeRLq2hISaZ4TGWeXJn9M2iP2C4Bm6dd8yGpz6QBYz7arPNZRRvKFwc2GYdqZiZHj9U3v1r5ZbTAZA5F1dXPpl3G1eSHvGB33gjrIpgFclt4Ps4nimeCTEezB/zjQcrbELHGQFpP/JynuYvjZz8O3itz+tFlIrIofkycz/xntw3UMPxsDH7M7HairdJm2CUOTkgu6PwAnEE3b1hBMrdKXv4tP4XQIhMTv7IkACPAL6oBooFIhJ4NruuoKfZt3cVYS2p98fcPd27h1hR3CfEpbNSZwNS7KiZihF3BeFZw/UB3WmODwrKIJ7X5s5DgtibinieiRIZ2MOkGZKkfL24R0LhksdWZ20TsqWsXDmhY= X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(4636009)(39860400002)(376002)(346002)(396003)(136003)(230922051799003)(451199024)(82310400011)(186009)(1800799012)(64100799003)(40470700004)(36840700001)(46966006)(2876002)(2906002)(30864003)(86362001)(8936002)(5660300002)(40460700003)(8676002)(36756003)(41300700001)(7696005)(336012)(426003)(83380400001)(82740400003)(84970400001)(6666004)(1076003)(2616005)(40480700001)(26005)(4326008)(36860700001)(47076005)(356005)(81166007)(70206006)(70586007)(6916009)(316002)(966005)(478600001)(87944015)(36900700001)(357404004); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS2PR08MB9920 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AMS1EPF00000047.eurprd04.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 2a185a58-bf86-4eb3-22d6-08dbf7384887 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: wMqvBmbWtVlpsDmeRCf1KYx1IIFl0ZT5xhrzJ/AzRkLyYWaldtxYAHagozlRhJOXKxgWV72JwtRqEJUOROx5Ma98p08aYP64OHvctst/WQYBqmB3j7cElq6CQ4oyHO44O8okoFDty68hKIOnRDk4JXTipzanttefX9xzGQ6k19f2E9yQaX70biW7yDdGu0slqYxNWoxxts8jzzTEHX5fObMmGoQFg1Q8vj0B4xcDLCk/E+Re7POjiixUVCQCZr5A8C+6lpocz0HxGbQv65/As6QQsFwi/PRczhpDlVWju81f1l3+OYhIrsMYtB/0LUAShPyq/Rt3fKe8Uv1vEP2y5kMtwACg3z1+34d/VYahDorFLJnYMBky3H/FmkH6tvz9mKbxM9yok3yBcK72bj1ZE9L3+AYbeR8aAA4ekco3KzAUi0kpFtYtBLHDhCoqaEgvDj6vDwsH06jO4tfuEwYGoCo5pRELnFnYg5ZVY9ITsswAoifGcnxgZ6cGfLKTF2Glq2o3g1MNwTKZ0H9AhAXPE6J/xDReawOCHypVgKBlOpVvhuGpiw/6PVyFMpeQKRcpKb9G2EpYrDqhTLRwZAOv15hpkzvxHCbssT4rlcPq3/BG5l6JbfbII0xJa7LXPDMDxPUqTo27QjG+A0UrjGXvGbSORMY59Ih/KDZMOLabSGrzPz/IcEc4yp7yPUtZGYc9ByP8Z8qeqabBoV90MVUBP7CaacUsPwfRq0HsJK+qKOfICKXvt/fv4ag4ajmIyhgroGDRdAuRcn6R+HF7xYNKFnEqfn/2OE3imylOjP4MDDk5mTbe0vWn6tmXnLD5RDK6 X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(4636009)(346002)(136003)(396003)(376002)(39850400004)(230922051799003)(1800799012)(82310400011)(186009)(451199024)(64100799003)(40470700004)(46966006)(36840700001)(6916009)(4326008)(70586007)(316002)(8936002)(70206006)(8676002)(86362001)(5660300002)(2876002)(2906002)(30864003)(478600001)(966005)(6666004)(7696005)(2616005)(36756003)(41300700001)(26005)(1076003)(426003)(336012)(40480700001)(84970400001)(83380400001)(82740400003)(81166007)(40460700003)(36860700001)(47076005)(87944015)(357404004); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Dec 2023 15:22:19.9323 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 642aa49a-fe13-41af-76a6-08dbf7384de4 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AMS1EPF00000047.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB4PR08MB8173 X-Spam-Status: No, score=-12.0 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1784637134953749916 X-GMAIL-MSGID: 1784637134953749916 From: Ezra Sitorus This patch is part of a series of patches implementing the _xN variants of the vld1q intrinsic for the arm port. This patch adds the _x3 variants of the vld1q intrinsic. ACLE documents: https://developer.arm.com/documentation/ihi0053/latest/ ISA documents: https://developer.arm.com/documentation/ddi0487/latest/ gcc/ChangeLog: * config/arm/arm_neon.h (vld1q_u8_x3, vld1q_u16_x3, vld1q_u32_x3, vld1q_u64_x3): New. (vld1q_s8_x3, vld1q_s16_x3, vld1q_s32_x3, vld1q_s64_x3): New. (vld1q_f16_x3, vld1q_f32_x3): New. (vld1q_p8_x3, vld1q_p16_x3, vld1q_p64_x3): New. (vld1q_bf16_x3): New. * config/arm/arm_neon_builtins.def (vld1_x3): New entries. * config/arm/neon.md (vld1_x3): New. gcc/testsuite/ChangeLog: * gcc.target/arm/simd/vld1q_base_xN_1.c: Add new tests. * gcc.target/arm/simd/vld1q_bf16_xN_1.c: Add new tests. * gcc.target/arm/simd/vld1q_fp16_xN_1.c: Add new tests. * gcc.target/arm/simd/vld1q_p64_xN_1.c: Add new tests. --- gcc/config/arm/arm_neon.h | 128 ++++++++++++++++++ gcc/config/arm/arm_neon_builtins.def | 1 + gcc/config/arm/neon.md | 27 ++++ .../gcc.target/arm/simd/vld1q_base_xN_1.c | 63 ++++++++- .../gcc.target/arm/simd/vld1q_bf16_xN_1.c | 6 + .../gcc.target/arm/simd/vld1q_fp16_xN_1.c | 7 +- .../gcc.target/arm/simd/vld1q_p64_xN_1.c | 7 +- 7 files changed, 236 insertions(+), 3 deletions(-) diff --git a/gcc/config/arm/arm_neon.h b/gcc/config/arm/arm_neon.h index 3eb41c6bdc8..557873ac028 100644 --- a/gcc/config/arm/arm_neon.h +++ b/gcc/config/arm/arm_neon.h @@ -10412,6 +10412,15 @@ vld1q_p64_x2 (const poly64_t * __a) return __rv.__i; } +__extension__ extern __inline poly64x2x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p64_x3 (const poly64_t * __a) +{ + union { poly64x2x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + #pragma GCC pop_options __extension__ extern __inline int8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -10477,6 +10486,42 @@ vld1q_s64_x2 (const int64_t * __a) return __rv.__i; } +__extension__ extern __inline int8x16x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s8_x3 (const uint8_t * __a) +{ + union { int8x16x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline int16x8x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s16_x3 (const uint16_t * __a) +{ + union { int16x8x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + +__extension__ extern __inline int32x4x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s32_x3 (const int32_t * __a) +{ + union { int32x4x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v4si ((const __builtin_neon_si *) __a); + return __rv.__i; +} + +__extension__ extern __inline int64x2x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s64_x3 (const int64_t * __a) +{ + union { int64x2x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + #if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) __extension__ extern __inline float16x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -10513,6 +10558,26 @@ vld1q_f32_x2 (const float32_t * __a) return __rv.__i; } +#if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) +__extension__ extern __inline float16x8x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_f16_x3 (const float16_t * __a) +{ + union { float16x8x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v8hf (__a); + return __rv.__i; +} +#endif + +__extension__ extern __inline float32x4x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_f32_x3 (const float32_t * __a) +{ + union { float32x4x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v4sf ((const __builtin_neon_sf *) __a); + return __rv.__i; +} + __extension__ extern __inline uint8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1q_u8 (const uint8_t * __a) @@ -10577,6 +10642,42 @@ vld1q_u64_x2 (const uint64_t * __a) return __rv.__i; } +__extension__ extern __inline uint8x16x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u8_x3 (const uint8_t * __a) +{ + union { uint8x16x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint16x8x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u16_x3 (const uint16_t * __a) +{ + union { uint16x8x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint32x4x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u32_x3 (const uint32_t * __a) +{ + union { uint32x4x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v4si ((const __builtin_neon_si *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint64x2x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u64_x3 (const uint64_t * __a) +{ + union { uint64x2x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + __extension__ extern __inline poly8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1q_p8 (const poly8_t * __a) @@ -10609,6 +10710,24 @@ vld1q_p16_x2 (const poly16_t * __a) return __rv.__i; } +__extension__ extern __inline poly8x16x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p8_x3 (const poly8_t * __a) +{ + union { poly8x16x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline poly16x8x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p16_x3 (const poly16_t * __a) +{ + union { poly16x8x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + __extension__ extern __inline int8x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1_lane_s8 (const int8_t * __a, int8x8_t __b, const int __c) @@ -19910,6 +20029,15 @@ vld1q_bf16_x2 (const bfloat16_t * __ptr) return __rv.__i; } +__extension__ extern __inline bfloat16x8x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_bf16_x3 (const bfloat16_t * __ptr) +{ + union { bfloat16x8x3_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v8bf ((const __builtin_neon_bf *) __ptr); + return __rv.__i; +} + __extension__ extern __inline bfloat16x4x2_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld2_bf16 (bfloat16_t const * __ptr) diff --git a/gcc/config/arm/arm_neon_builtins.def b/gcc/config/arm/arm_neon_builtins.def index 6a8f0cb2ce1..a363bf18ccb 100644 --- a/gcc/config/arm/arm_neon_builtins.def +++ b/gcc/config/arm/arm_neon_builtins.def @@ -302,6 +302,7 @@ VAR13 (LOAD1, vld1, v8qi, v4hi, v4hf, v2si, v2sf, v16qi, v8hi, v8hf, v4si, v4sf, v2di, v4bf, v8bf) VAR7 (LOAD1, vld1_x2, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) +VAR7 (LOAD1, vld1_x3, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) VAR12 (LOAD1LANE, vld1_lane, v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di, v4bf, v8bf) VAR10 (LOAD1, vld1_dup, diff --git a/gcc/config/arm/neon.md b/gcc/config/arm/neon.md index 55049ea549f..b37d95f1fa0 100644 --- a/gcc/config/arm/neon.md +++ b/gcc/config/arm/neon.md @@ -4967,6 +4967,33 @@ if (BYTES_BIG_ENDIAN) [(set_attr "type" "neon_load1_2reg")] ) +(define_insn "neon_vld1_x3" + [(set (match_operand:CI 0 "s_register_operand" "=w") + (unspec:CI [(match_operand:EI 1 "neon_struct_operand" "Um") + (unspec:VQXBF [(const_int 0)] UNSPEC_VSTRUCTDUMMY)] + UNSPEC_VLD3A))] + "TARGET_NEON" +{ + int regno = REGNO (operands[0]); + rtx ops[4]; + ops[0] = gen_rtx_REG (DImode, regno); + ops[1] = gen_rtx_REG (DImode, regno + 2); + ops[2] = gen_rtx_REG (DImode, regno + 4); + ops[3] = operands[1]; + + output_asm_insn ("vld1.\t{%P0, %P1, %P2}, %A3", ops); + + ops[0] = gen_rtx_REG (DImode, regno + 6); + ops[1] = gen_rtx_REG (DImode, regno + 8); + ops[2] = gen_rtx_REG (DImode, regno + 10); + ops[3] = operands[1]; + + output_asm_insn ("vld1.\t{%P0, %P1, %P2}, %A3", ops); + return ""; +} + [(set_attr "type" "neon_load1_3reg")] +) + ;; The lane numbers in the RTL are in GCC lane order, having been flipped ;; in arm_expand_neon_args. The lane numbers are restored to architectural ;; lane order here. diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c index 1d31777afdf..bfad282751b 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c @@ -60,8 +60,69 @@ poly16x8x2_t test_vld1q_p16_x2 (poly16_t * a) return vld1q_p16_x2 (a); } +uint8x16x3_t test_vld1q_u8_x3 (uint8_t * a) +{ + return vld1q_u8_x3 (a); +} + +uint16x8x3_t test_vld1q_u16_x3 (uint16_t * a) +{ + return vld1q_u16_x3 (a); +} + +uint32x4x3_t test_vld1q_u32_x3 (uint32_t * a) +{ + return vld1q_u32_x3 (a); +} + +uint64x2x3_t test_vld1q_u64_x3 (uint64_t * a) +{ + return vld1q_u64_x3 (a); +} + +int8x16x3_t test_vld1q_s8_x3 (int8_t * a) +{ + return vld1q_s8_x3 (a); +} + +int16x8x3_t test_vld1q_s16_x3 (int16_t * a) +{ + return vld1q_s16_x3 (a); +} + +int32x4x3_t test_vld1q_s32_x3 (int32_t * a) +{ + return vld1q_s32_x3 (a); +} + +int64x2x3_t test_vld1q_s64_x3 (int64_t * a) +{ + return vld1q_s64_x3 (a); +} + +float32x4x3_t test_vld1q_f32_x3 (float32_t * a) +{ + return vld1q_f32_x3 (a); +} + +poly8x16x3_t test_vld1q_p8_x3 (poly8_t * a) +{ + return vld1q_p8_x3 (a); +} + +poly16x8x3_t test_vld1q_p16_x3 (poly16_t * a) +{ + return vld1q_p16_x3 (a); +} + /* { dg-final { scan-assembler-times {vld1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vld1.8\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ + /* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ + /* { dg-final { scan-assembler-times {vld1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ -/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ +/* { dg-final { scan-assembler-times {vld1.32\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ +/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ +/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+:64\]\n} 4 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c index 5f6fc98640e..4138fe951ee 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c @@ -10,4 +10,10 @@ bfloat16x8x2_t test_vld1q_bf16_x2 (bfloat16_t * a) return vld1q_bf16_x2 (a); } +bfloat16x8x3_t test_vld1q_bf16_x3 (bfloat16_t * a) +{ + return vld1q_bf16_x3 (a); +} + /* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c index aecf491a4de..01640d7cc1f 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c @@ -10,5 +10,10 @@ float16x8x2_t test_vld1q_f16_x2 (float16_t * a) return vld1q_f16_x2 (a); } -/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ +float16x8x3_t test_vld1q_f16_x3 (float16_t * a) +{ + return vld1q_f16_x3 (a); +} +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c index 04ceb5e4a24..ae2ab36df57 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c @@ -10,5 +10,10 @@ poly64x2x2_t test_vld1q_p64_x2 (poly64_t * a) return vld1q_p64_x2 (a); } -/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 1 } } */ +poly64x2x3_t test_vld1q_p64_x3 (poly64_t * a) +{ + return vld1q_p64_x3 (a); +} +/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 1 } } */ +/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ From patchwork Thu Dec 7 15:21:56 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ezra Sitorus X-Patchwork-Id: 175203 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:bcd1:0:b0:403:3b70:6f57 with SMTP id r17csp4856656vqy; Thu, 7 Dec 2023 07:23:10 -0800 (PST) X-Google-Smtp-Source: AGHT+IHuvpXERZLZRwXML27FZ0Z0m+CAuZQiDACsfXBqmlAHhBol0RMJdG3fifBcL0GJsKls1DvE X-Received: by 2002:a05:6830:4119:b0:6d8:d287:9890 with SMTP id w25-20020a056830411900b006d8d2879890mr3680343ott.46.1701962590251; Thu, 07 Dec 2023 07:23:10 -0800 (PST) ARC-Seal: i=4; a=rsa-sha256; t=1701962590; cv=pass; d=google.com; s=arc-20160816; b=aGZFPiMmbtfWrL+w5p09JnVs8y4ha/9rd6A0Br0tqNilcbfSYk1ti00hH/BjMm+8jc PmuLdn94iQ6ZlbdCaFE6rQeEu99LF3pb5L6lbqUPHg69yElhcc+xabsq5zyuM8op8V2o dT1h3/Do4azxFd9fMXv7zM8dW1ymvojFo7q5aY6PnwOgTkQDFZgd/b6PKs12bMmQQnoC zq8XPAkRTWSyBkqa1hqD3Y004mmXKgdDnuGWuEeMuoZw5s+s5dG80HtqoTjZ1SLqjXa4 sc6ULIFEOKw3NiiRmcknWPwcwFUo5cSBWXhFK3XftxLZJXNUUsqp7CrWHmBnJ9z0ilsE 9WTQ== ARC-Message-Signature: i=4; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:nodisclaimer :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature:dkim-signature :arc-filter:dmarc-filter:delivered-to; bh=d4SEhLmVUrRgrCpy9+oqWgclpn1qktT9XpjcTuH8bwE=; fh=Nfw27wyEgniZsGAEbsUUX37vOWF621moG02UMdzco6I=; b=epb3xe7oAR7gjpt6meR0hMDogyRnykXUSNfZZecEtRnEt3dOo0D9P8F3nkbvnFrhZW nWF4xk8bwplkNOXbkDdqcFITPqhfN2ElQZpXVWujSEnrbYYkIqU62Xx3N8IRCZgYRPcG Y1mu4TroqF6CM0bTRBFiWUSyGpIKoAgXVIDTcHapeD4c1rnx6MtNQagfgxPtbJdd4Apu GNfdMdGHwfn6D+eOX+jTTnzSnvjmO4u3TResyqT+pQFzWNRuU1KeTzo5aFHzioKkRGY+ C9IqPfW3/sZrnrCdCL6gC7MGwfAokSRZUPff61MXYxgfRRbGGFZo3ucY2Ls47kjqBJBh 5OXg== ARC-Authentication-Results: i=4; mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=2gLsZMO7; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=2gLsZMO7; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id j19-20020a056102115300b00464948e30e7si242531vsg.663.2023.12.07.07.23.10 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 Dec 2023 07:23:10 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=2gLsZMO7; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=2gLsZMO7; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 558853845760 for ; Thu, 7 Dec 2023 15:22:58 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-he1eur04on2045.outbound.protection.outlook.com [40.107.7.45]) by sourceware.org (Postfix) with ESMTPS id 9AFB5385AC12 for ; Thu, 7 Dec 2023 15:22:24 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 9AFB5385AC12 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 9AFB5385AC12 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.7.45 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1701962548; cv=pass; b=kDdUzIGd6MGLUh3Jr/ZOX0TzEbKlXud0+K4IHXmVnaFL/1qxzlhUBNXhEZLJ7EOZ/YParUgAqK9LYJAMMVrzQbo1fX8Ki/T8kUdzijFRm4Fn1ftfWbtU9pKveH4kdgRWIiFkG+Qcx+fvEYYJp25UDQn7lU2uhPUeqiMiSlR2Vp8= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1701962548; c=relaxed/simple; bh=WDKrZAYBEmMDaNGtVhLlXW4Z7ZmLdpTxAAoc6+b/GTM=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=giFB9s1AiSJUHLDYUJ9Fa6uPfOalcO8SVv2hNDt7v3oDD22w3JGsRuldIgiiYMkNUA7X2SYFCmprS5pTNx6DTwql0SGL13rrcIRaFyxei5h6ajNLVYjgMqStMCoAtakf/yO7V2oMxT8AT5Uxeg96iZ3GyIakVFdYXcijetNX9KQ= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=cQ2Kf0srLqGqOiz6T5gryRvyqaCZGp/w1KSk4lMhzByW15+0FR8oOZfH69sZgaOuERM7iGbrTxKeF1+GuJDvPTgSb/KHfZdtraXj0Y1eoo6m51RDkNTvQcHRtvgpvNzXha3LVMKK04K376FYze03kLjfrUeK8tcLhrcYZoR9fPvvX4PvNtbAJ/KFjEr58gtRBrGMEyRFOo+EYU0yodOKCuHjcn9A+5on/VkaYrOrxFsAbHXAmSDy4PZcQEHLrfXJg2LFH57ZdyTo7dgbzYj8nxD4EhZiGLRbshOSPhJeqUdu8Bkm4prMn0iA+0iF01lvwd3SwQG+jGXlSMkUZcmG0Q== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=d4SEhLmVUrRgrCpy9+oqWgclpn1qktT9XpjcTuH8bwE=; b=JR2RXoYraFFNCZMBsuyRfKg0lObjFV4O3D0ZNJBdgRKxvpPTVODzUol7ylzDr/Cno5PSdMix9qeWPgU+v0HbLwdleX2LnXT5XuCywmfXBsYEuPIQcvKYuJ9WOLT2wFyXHTDndOLjs8swi0CTuNwQZGY5AXg8vnTQLsaBAhHEXyApVyjDP5UZ8Po7VgPFYzYPPSMfrU670p1Qhq9zN8HywBWvsIzX0Y5GVNNL2GOglTdxU+gA7xFSNoU16bh09RqesA0Wt/XBiSukcGkoV5UZ2MfQBGQfxhnkLAx79g+F4uG7DPVRzOVVVjWonLoMvWtQuLknox/JZ+C3q+liKxwIaQ== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=d4SEhLmVUrRgrCpy9+oqWgclpn1qktT9XpjcTuH8bwE=; b=2gLsZMO7YkZdqCEhtYr05iP9chyy5KpdEWJsDeICTt9aZzFciAGyMGgy+No8J4k+WNGp3wYe1BTqCTOabEjDfo+38quz/MdAP2JWFKvs85OofZlTSyRAK8Jtzk24HASH7Mn03rNhGXgzu22rY6mi5/18CUnjRi2HNZ0qzST+PfU= Received: from AS8PR04CA0104.eurprd04.prod.outlook.com (2603:10a6:20b:31e::19) by DU5PR08MB10493.eurprd08.prod.outlook.com (2603:10a6:10:518::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.25; Thu, 7 Dec 2023 15:22:21 +0000 Received: from AM2PEPF0001C712.eurprd05.prod.outlook.com (2603:10a6:20b:31e:cafe::ad) by AS8PR04CA0104.outlook.office365.com (2603:10a6:20b:31e::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.34 via Frontend Transport; Thu, 7 Dec 2023 15:22:21 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AM2PEPF0001C712.mail.protection.outlook.com (10.167.16.182) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.20 via Frontend Transport; Thu, 7 Dec 2023 15:22:21 +0000 Received: ("Tessian outbound e243565b0037:v228"); Thu, 07 Dec 2023 15:22:21 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 838ca7298f4de201 X-CR-MTA-TID: 64aa7808 Received: from d82cb9f94960.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id C87CEE5D-26A9-4E8A-AE59-536466B94269.1; Thu, 07 Dec 2023 15:22:14 +0000 Received: from EUR05-DB8-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id d82cb9f94960.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Thu, 07 Dec 2023 15:22:14 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=WK53qSkG0QfW06WO/xc/xM06y0vUJEmMk/S+MQ5AdmFUYcvRGGqYgN0nREuO9s/bIlXEmgPLeDW0MBMw8+iScxD3BiO6d4HfH6ZmNoSBw2yWDXafovAkH/w0QiDXLNBaLhc1ka51KfTYavzeVCUYPSwxAce+c2XAwpsLpyhJwgCszII2/EqP+8zGKDXtL9/a2q4Adzp7XtvwmpNHNNryAX6sJKxeH+eumMxY7XPICYwI/j93FbEQXAaim1wU9olIKAh3oLf3JWCw3BkxAGtotrgeiiXN2Zo6C1KyQY9qSwsawKsmw1CZPfQNE/ftCCTCvEVZtJKAbsd51PYXI7ZQ5g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=d4SEhLmVUrRgrCpy9+oqWgclpn1qktT9XpjcTuH8bwE=; b=VvSdcHEDCkr91KkXeIPC9G1DWmX6FJEKJpD1bSloLuTOUV+VOxxj9UzAylwvW6CSxTH/wHFEipsgxZu5sglbmighTs1FCcug54FPqLk9G9xoYHnQfjsDw0c5EkaAKIsQjijtcwRVJPtUPVB7tJSbJAp/AK+hrj/PcCziVbeI3l9nHWo9v2AleKD1lm/6/7uVy0C7oi38Tas1E3Iw3fO9bF1iZIS5ZHC9qUvPxnMmcK0CTp+j8XLwF5IJ/lYjcZXt9SbA1Rl3govqhT7cqEwZl+HhfIsON3gV+niXQdC7YftLi+O0yu4y5QGeIQm2/ES0tQfBrLa0S4Wv1UGXdXmd0A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=d4SEhLmVUrRgrCpy9+oqWgclpn1qktT9XpjcTuH8bwE=; b=2gLsZMO7YkZdqCEhtYr05iP9chyy5KpdEWJsDeICTt9aZzFciAGyMGgy+No8J4k+WNGp3wYe1BTqCTOabEjDfo+38quz/MdAP2JWFKvs85OofZlTSyRAK8Jtzk24HASH7Mn03rNhGXgzu22rY6mi5/18CUnjRi2HNZ0qzST+PfU= Received: from AM8P251CA0004.EURP251.PROD.OUTLOOK.COM (2603:10a6:20b:21b::9) by GV2PR08MB10381.eurprd08.prod.outlook.com (2603:10a6:150:bd::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.34; Thu, 7 Dec 2023 15:22:11 +0000 Received: from AM3PEPF00009B9F.eurprd04.prod.outlook.com (2603:10a6:20b:21b:cafe::21) by AM8P251CA0004.outlook.office365.com (2603:10a6:20b:21b::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.33 via Frontend Transport; Thu, 7 Dec 2023 15:22:11 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by AM3PEPF00009B9F.mail.protection.outlook.com (10.167.16.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7068.20 via Frontend Transport; Thu, 7 Dec 2023 15:22:11 +0000 Received: from AZ-NEU-EX02.Emea.Arm.com (10.251.26.5) by AZ-NEU-EX03.Arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Thu, 7 Dec 2023 15:22:10 +0000 Received: from AZ-NEU-EX03.Arm.com (10.251.24.31) by AZ-NEU-EX02.Emea.Arm.com (10.251.26.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Thu, 7 Dec 2023 15:22:10 +0000 Received: from e127754.cambridge.arm.com (10.1.34.67) by mail.arm.com (10.251.24.31) with Microsoft SMTP Server id 15.1.2507.32 via Frontend Transport; Thu, 7 Dec 2023 15:22:09 +0000 From: To: CC: Subject: [PATCH v2 3/3] [GCC] arm: vld1q_types_x4 ACLE intrinsics Date: Thu, 7 Dec 2023 15:21:56 +0000 Message-ID: <20231207152156.1426-4-Ezra.Sitorus@arm.com> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20231207152156.1426-1-Ezra.Sitorus@arm.com> References: <20231207152156.1426-1-Ezra.Sitorus@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: AM3PEPF00009B9F:EE_|GV2PR08MB10381:EE_|AM2PEPF0001C712:EE_|DU5PR08MB10493:EE_ X-MS-Office365-Filtering-Correlation-Id: c835f353-ab96-4fe2-98cf-08dbf7384eca x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: zmTVfxTY5t/5s48CLi1cv+5Bnb3cZW0IrNJAa5hUbNDK5UZJeB+V1+bFd1EDijtXH6xT2Q1tqyjzl9aQl4ZrRDd/3XkZhZzOE8+JPa5z0yBa9RaBIwAFU5tBYJKGrx/p43wdz2TuNbFcmESlSVJayUtaAlzJO+NcZSjhyxkeHvuGi6oBI76hE6rhGSKHc7msEZroTiDPAU11EK3L2ZZK1ycTojXtJkt/enxi+FcTl6plmRqXf2YSUh/VNxBkatpQvayk5D8ohz3NZ791kvZC+UCHqteaH5OZ8GFlKOHsXNALt4yoGjntM8IimsrPNkM9gVE43bWrHUE+eOm3TgA3ojmdnT8Oa2uyQZiR/MutFp1vwEMPbZqIlcxMMVzFuvYlXc9PeClpngCFfeBdEk8vcVtfBJCiJcwj8/5QC/zGqb9DdrWMo3yHN4owtinDly+x61l6PEzCnJMTW6OKhYWUPDDuAm0clg59R+wLOwQMJ+/v6yQX42yXdFM+/jRzaW90rDCkxnL1wXdfDLcc1BmSeZQRYpRwYnCVTwxOIAnTo3awSZ/jwRaNS88F9nlGQEb0/fdNE0GQXEpoQDci+PiFX7h6DTR2ix31YgrH7OdJFxL2BsgAxh81oOifWw2lVMJ8RdmEmTyhG7LsHHqYHZDukN07hfxEOl+jIjsr2z+yrZjUsYXbT4GL3A0y7zv5dqvNoEiXRGSZ9SGQC/RyFcs5/k8T7AGAnGYwSrEpdxnZCX677dSnmMMCAwfWn/kTsljvBGULwMtE8tVrXhDIvzDTJweiN9LBK1PIg2sobYcl44b6JMB1NNSM5z5OrlcwJcDppaiOQvz81m74bsYOoiRaOLy6uxqSjdgdPA5p2AQoMmo= X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(4636009)(136003)(396003)(376002)(346002)(39860400002)(230922051799003)(451199024)(1800799012)(186009)(64100799003)(82310400011)(36840700001)(46966006)(40470700004)(478600001)(40460700003)(426003)(966005)(83380400001)(2616005)(26005)(336012)(6666004)(1076003)(7696005)(70586007)(316002)(6916009)(36860700001)(86362001)(41300700001)(36756003)(8936002)(8676002)(70206006)(84970400001)(40480700001)(30864003)(2906002)(2876002)(4326008)(5660300002)(82740400003)(47076005)(81166007)(356005)(87944015)(36900700001)(357404004); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV2PR08MB10381 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM2PEPF0001C712.eurprd05.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 50c57495-4ea8-46e8-cf46-08dbf73848f4 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: u+4gbRh1XWQXH4fR7WV9Kh3AaQ45xDNzaM7eIwh3A6ffT355RpNL7V3FB0rdPSUgea5OMuwMdAInybnHIb7iYNygNjcoQC+YHUS3db6qDddBpwXN9qBTEFGSL6wmtY8Gpnx1+vWK4vp0G+37dI0ViItTgFT4YIAJaPeWkZiazJSHGxoZ8GJyL4cmpuoCZmdBrQN0DLGVj/6Q5dyA6d/lNeq7HkwJ6wlcumtQfxG0GwPIERmABMiEugrtpYcFZdsQqQpNjbw7m5xZ0qNRwJPay+XoZUbAK/3BAUkoDdsb1cUu02javvKfpa/my89BUy3QfAs6OrprkhxP8LhHSdCOA2Yr0r1J6d22QCPg3UAuPlMI4qFY4QVSxfUdR+dPbDpZIoJHxmrmPrEkbIFCxqcl4xuSQGhuSrWpTAiN8YRtXdT58BQ9D2aYtlBdKStsH2Q2QVR8erIP/GX1IOxomADMYdhQfgNP925QK+4mvk9NNidI8Hf4ubY8PwBKc9fe/r1seVNccnixgFTL3bCAgWc2owB401hSIhU9EeW0vLVUTRVmnVBZsszGYzklq2YpHjkwLQ9vVknPZ8ezDBM4v3mJT1F4pOxN8cCt9o+GaP7JQsTSRGF3uk+lGuHAJHIlDgNFzNKW7ob3BDnMm25vu2UKiTkTuv8ZzjFus7ZeC+OZMSI8R+H877+Z+xxVrNRumJzfFl48Tt28quPAKdrEpEFGG/KWx3cyfMxwhv/jPlQKpxig44Ofxtq9SA3fmf8X7fP083wgrISvYSgH0Ihf+JFteX7c900jQdN9B3sH8cHt5dgPbukZB4FzIhLLJLxaerUQ X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(4636009)(346002)(396003)(376002)(136003)(39860400002)(230922051799003)(186009)(82310400011)(451199024)(1800799012)(64100799003)(46966006)(40470700004)(36840700001)(40460700003)(6916009)(8676002)(426003)(4326008)(83380400001)(336012)(316002)(8936002)(70206006)(5660300002)(70586007)(30864003)(1076003)(2876002)(47076005)(2906002)(7696005)(36860700001)(6666004)(478600001)(26005)(966005)(2616005)(86362001)(41300700001)(84970400001)(40480700001)(82740400003)(81166007)(36756003)(87944015)(357404004); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Dec 2023 15:22:21.4405 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: c835f353-ab96-4fe2-98cf-08dbf7384eca X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AM2PEPF0001C712.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU5PR08MB10493 X-Spam-Status: No, score=-12.1 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1784637125194164852 X-GMAIL-MSGID: 1784637125194164852 From: Ezra Sitorus This patch is part of a series of patches implementing the _xN variants of the vld1q intrinsic for the arm port. This patch adds the _x4 variants of the vld1q intrinsic. ACLE documents: https://developer.arm.com/documentation/ihi0053/latest/ ISA documents: https://developer.arm.com/documentation/ddi0487/latest/ gcc/ChangeLog: * config/arm/arm_neon.h (vld1q_u8_x4, vld1q_u16_x4, vld1q_u32_x4, vld1q_u64_x4): New. (vld1q_s8_x4, vld1q_s16_x4, vld1q_s32_x4, vld1q_s64_x4): New. (vld1q_f16_x4, vld1q_f32_x4): New. (vld1q_p8_x4, vld1q_p16_x4, vld1q_p64_x4): New. (vld1q_bf16_x4): New. * config/arm/arm_neon_builtins.def (vld1_x4): New entries. * config/arm/neon.md (vld1_x4): New. gcc/testsuite/ChangeLog: * gcc.target/arm/simd/vld1q_base_xN_1.c: Add new tests. * gcc.target/arm/simd/vld1q_bf16_xN_1.c: Add new tests. * gcc.target/arm/simd/vld1q_fp16_xN_1.c: Add new tests. * gcc.target/arm/simd/vld1q_p64_xN_1.c: Add new tests. --- gcc/config/arm/arm_neon.h | 128 ++++++++++++++++++ gcc/config/arm/arm_neon_builtins.def | 1 + gcc/config/arm/neon.md | 30 ++++ .../gcc.target/arm/simd/vld1q_base_xN_1.c | 59 ++++++++ .../gcc.target/arm/simd/vld1q_bf16_xN_1.c | 6 + .../gcc.target/arm/simd/vld1q_fp16_xN_1.c | 6 + .../gcc.target/arm/simd/vld1q_p64_xN_1.c | 6 + 7 files changed, 236 insertions(+) diff --git a/gcc/config/arm/arm_neon.h b/gcc/config/arm/arm_neon.h index 557873ac028..c03be9912f8 100644 --- a/gcc/config/arm/arm_neon.h +++ b/gcc/config/arm/arm_neon.h @@ -10421,6 +10421,15 @@ vld1q_p64_x3 (const poly64_t * __a) return __rv.__i; } +__extension__ extern __inline poly64x2x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p64_x4 (const poly64_t * __a) +{ + union { poly64x2x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + #pragma GCC pop_options __extension__ extern __inline int8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -10522,6 +10531,42 @@ vld1q_s64_x3 (const int64_t * __a) return __rv.__i; } +__extension__ extern __inline int8x16x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s8_x4 (const uint8_t * __a) +{ + union { int8x16x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline int16x8x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s16_x4 (const uint16_t * __a) +{ + union { int16x8x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + +__extension__ extern __inline int32x4x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s32_x4 (const int32_t * __a) +{ + union { int32x4x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v4si ((const __builtin_neon_si *) __a); + return __rv.__i; +} + +__extension__ extern __inline int64x2x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s64_x4 (const int64_t * __a) +{ + union { int64x2x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + #if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) __extension__ extern __inline float16x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -10578,6 +10623,26 @@ vld1q_f32_x3 (const float32_t * __a) return __rv.__i; } +#if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) +__extension__ extern __inline float16x8x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_f16_x4 (const float16_t * __a) +{ + union { float16x8x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v8hf (__a); + return __rv.__i; +} +#endif + +__extension__ extern __inline float32x4x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_f32_x4 (const float32_t * __a) +{ + union { float32x4x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v4sf ((const __builtin_neon_sf *) __a); + return __rv.__i; +} + __extension__ extern __inline uint8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1q_u8 (const uint8_t * __a) @@ -10678,6 +10743,42 @@ vld1q_u64_x3 (const uint64_t * __a) return __rv.__i; } +__extension__ extern __inline uint8x16x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u8_x4 (const uint8_t * __a) +{ + union { uint8x16x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint16x8x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u16_x4 (const uint16_t * __a) +{ + union { uint16x8x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint32x4x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u32_x4 (const uint32_t * __a) +{ + union { uint32x4x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v4si ((const __builtin_neon_si *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint64x2x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u64_x4 (const uint64_t * __a) +{ + union { uint64x2x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + __extension__ extern __inline poly8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1q_p8 (const poly8_t * __a) @@ -10728,6 +10829,24 @@ vld1q_p16_x3 (const poly16_t * __a) return __rv.__i; } +__extension__ extern __inline poly8x16x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p8_x4 (const poly8_t * __a) +{ + union { poly8x16x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline poly16x8x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p16_x4 (const poly16_t * __a) +{ + union { poly16x8x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + __extension__ extern __inline int8x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1_lane_s8 (const int8_t * __a, int8x8_t __b, const int __c) @@ -20038,6 +20157,15 @@ vld1q_bf16_x3 (const bfloat16_t * __ptr) return __rv.__i; } +__extension__ extern __inline bfloat16x8x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_bf16_x4 (const bfloat16_t * __ptr) +{ + union { bfloat16x8x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v8bf ((const __builtin_neon_bf *) __ptr); + return __rv.__i; +} + __extension__ extern __inline bfloat16x4x2_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld2_bf16 (bfloat16_t const * __ptr) diff --git a/gcc/config/arm/arm_neon_builtins.def b/gcc/config/arm/arm_neon_builtins.def index a363bf18ccb..90dad8cf6d1 100644 --- a/gcc/config/arm/arm_neon_builtins.def +++ b/gcc/config/arm/arm_neon_builtins.def @@ -303,6 +303,7 @@ VAR13 (LOAD1, vld1, v4bf, v8bf) VAR7 (LOAD1, vld1_x2, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) VAR7 (LOAD1, vld1_x3, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) +VAR7 (LOAD1, vld1_x4, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) VAR12 (LOAD1LANE, vld1_lane, v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di, v4bf, v8bf) VAR10 (LOAD1, vld1_dup, diff --git a/gcc/config/arm/neon.md b/gcc/config/arm/neon.md index b37d95f1fa0..b8f8fd6b928 100644 --- a/gcc/config/arm/neon.md +++ b/gcc/config/arm/neon.md @@ -4994,6 +4994,36 @@ if (BYTES_BIG_ENDIAN) [(set_attr "type" "neon_load1_3reg")] ) +(define_insn "neon_vld1_x4" + [(set (match_operand:XI 0 "s_register_operand" "=w") + (unspec:XI [(match_operand:OI 1 "neon_struct_operand" "Um") + (unspec:VQXBF [(const_int 0)] UNSPEC_VSTRUCTDUMMY)] + UNSPEC_VLD4A))] + "TARGET_NEON" +{ + int regno = REGNO (operands[0]); + rtx ops[5]; + ops[0] = gen_rtx_REG (DImode, regno); + ops[1] = gen_rtx_REG (DImode, regno + 2); + ops[2] = gen_rtx_REG (DImode, regno + 4); + ops[3] = gen_rtx_REG (DImode, regno + 6); + ops[4] = operands[1]; + + output_asm_insn ("vld1.\t{%P0, %P1, %P2, %P3}, %A4", ops); + + ops[0] = gen_rtx_REG (DImode, regno + 8); + ops[1] = gen_rtx_REG (DImode, regno + 10); + ops[2] = gen_rtx_REG (DImode, regno + 12); + ops[3] = gen_rtx_REG (DImode, regno + 14); + ops[4] = operands[1]; + + output_asm_insn ("vld1.\t{%P0, %P1, %P2, %P3}, %A4", ops); + + return ""; +} + [(set_attr "type" "neon_load1_4reg")] +) + ;; The lane numbers in the RTL are in GCC lane order, having been flipped ;; in arm_expand_neon_args. The lane numbers are restored to architectural ;; lane order here. diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c index bfad282751b..9aae34cc18e 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c @@ -115,14 +115,73 @@ poly16x8x3_t test_vld1q_p16_x3 (poly16_t * a) return vld1q_p16_x3 (a); } +uint8x16x4_t test_vld1q_u8_x4 (uint8_t * a) +{ + return vld1q_u8_x4 (a); +} + +uint16x8x4_t test_vld1q_u16_x4 (uint16_t * a) +{ + return vld1q_u16_x4 (a); +} + +uint32x4x4_t test_vld1q_u32_x4 (uint32_t * a) +{ + return vld1q_u32_x4 (a); +} + +uint64x2x4_t test_vld1q_u64_x4 (uint64_t * a) +{ + return vld1q_u64_x4 (a); +} + +int8x16x4_t test_vld1q_s8_x4 (int8_t * a) +{ + return vld1q_s8_x4 (a); +} + +int16x8x4_t test_vld1q_s16_x4 (int16_t * a) +{ + return vld1q_s16_x4 (a); +} + +int32x4x4_t test_vld1q_s32_x4 (int32_t * a) +{ + return vld1q_s32_x4 (a); +} + +int64x2x4_t test_vld1q_s64_x4 (int64_t * a) +{ + return vld1q_s64_x4 (a); +} + +float32x4x4_t test_vld1q_f32_x4 (float32_t * a) +{ + return vld1q_f32_x4 (a); +} + +poly8x16x4_t test_vld1q_p8_x4 (poly8_t * a) +{ + return vld1q_p8_x4 (a); +} + +poly16x8x4_t test_vld1q_p16_x4 (poly16_t * a) +{ + return vld1q_p16_x4 (a); +} + /* { dg-final { scan-assembler-times {vld1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ /* { dg-final { scan-assembler-times {vld1.8\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ +/* { dg-final { scan-assembler-times {vld1.8\t\{d[0-9]+, d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ /* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ /* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ /* { dg-final { scan-assembler-times {vld1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ /* { dg-final { scan-assembler-times {vld1.32\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ +/* { dg-final { scan-assembler-times {vld1.32\t\{d[0-9]+, d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ /* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ /* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+:64\]\n} 4 } } */ +/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+, d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+:64\]\n} 4 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c index 4138fe951ee..fd86723f146 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c @@ -15,5 +15,11 @@ bfloat16x8x3_t test_vld1q_bf16_x3 (bfloat16_t * a) return vld1q_bf16_x3 (a); } +bfloat16x8x4_t test_vld1q_bf16_x4 (bfloat16_t * a) +{ + return vld1q_bf16_x4 (a); +} + /* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ /* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c index 01640d7cc1f..2de3495f1da 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c @@ -15,5 +15,11 @@ float16x8x3_t test_vld1q_f16_x3 (float16_t * a) return vld1q_f16_x3 (a); } +float16x8x4_t test_vld1q_f16_x4 (float16_t * a) +{ + return vld1q_f16_x4 (a); +} + /* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ /* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c index ae2ab36df57..521b784e8e8 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c @@ -15,5 +15,11 @@ poly64x2x3_t test_vld1q_p64_x3 (poly64_t * a) return vld1q_p64_x3 (a); } +poly64x2x4_t test_vld1q_p64_x4 (poly64_t * a) +{ + return vld1q_p64_x4 (a); +} + /* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 1 } } */ /* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ +/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+, d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */