From patchwork Sat Dec 2 00:59:14 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Li, Pan2" X-Patchwork-Id: 172731 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:bcd1:0:b0:403:3b70:6f57 with SMTP id r17csp1513096vqy; Fri, 1 Dec 2023 16:59:52 -0800 (PST) X-Google-Smtp-Source: AGHT+IHs3stWVsuCbWUwP/pF3DstoGOzii9Cf6Dav0aEeR6KwFwsRTSqPKbcpC4wLeuicV6G8DJQ X-Received: by 2002:a05:620a:398a:b0:77d:8be4:dca6 with SMTP id ro10-20020a05620a398a00b0077d8be4dca6mr453059qkn.42.1701478792299; Fri, 01 Dec 2023 16:59:52 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1701478792; cv=pass; d=google.com; s=arc-20160816; b=wxEjDYOUO4L0NFKSSLe3YKgUwjcr2C4NUaDT/fq8lzcmqgVAKR2KCwef317Fb8W0jC v9kqe/34+a5/hqOjDKuXDKuEUFKP5+E/YbOgIz/97UGZhVbczo2gjoHmvN79MzO6LO56 bk3PznNE/aOftDGehFXHutUHe0A9XN6Ng2wd7AKDdefN4capjAiQGzZMY+fBAQEKwzVX GJlRbb9LlBofq2iHviKE7u09qNWCBAUOdJkXGCvuEsSFV1oyTFvXVzO3rgD6YJcRpmZK ScE1ZMph7IDdU+WjQ58UtKpBBtvpan2llegQRxaiLnoXvkjhmcFyuFBmdQ2rMucBp+Vu dZbQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature:arc-filter:dmarc-filter:delivered-to; bh=co2m+Z0QZikXNf7GBbJwNZf2b8GFxMofwWca0I9M4sE=; fh=yqBQmCEeFYB2Wjmf8l8QkV/dOy5iKwSEx/iU/FYQjxU=; b=KxZ/jnTz//vZHl+cqe6dcFUc+LmB5Qok8Bn1X/+D7hsJ58zEk9kc+wFonwtHSqW+Z2 p6bJccbxmSsGfyqJxbgIi339vmFYul+Vup9+OA+am3ZIgiP4VAUR6S6Aqzp4znZf/sx7 Rv2YXClozIb5/cYdLOL4Xl/QDedE9azU4E/0knia/rc3Irl+i4fUxGU1mi7Ad1gNuhe9 17ntCXf2aUAgKdHocKm+cNm6DR2FS1OURPMnYI3VQMW9uGFTopCG00lciDKcomIZK6pF 9MX12emPQ9XeNCcDJlmlu3Q5G5mXPO6KxNvAmljpqi3xY7EYFJmPO6A2SGZ12q2kxe84 HHcQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=aUO5FNdv; arc=pass (i=1); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id f6-20020a05620a408600b0077d72ae1615si4908183qko.265.2023.12.01.16.59.52 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 01 Dec 2023 16:59:52 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=aUO5FNdv; arc=pass (i=1); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 15D2C385803E for ; Sat, 2 Dec 2023 00:59:52 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mgamail.intel.com (mgamail.intel.com [192.55.52.93]) by sourceware.org (Postfix) with ESMTPS id A6CDD3858C29 for ; Sat, 2 Dec 2023 00:59:26 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org A6CDD3858C29 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org A6CDD3858C29 Authentication-Results: server2.sourceware.org; arc=none smtp.remote-ip=192.55.52.93 ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1701478768; cv=none; b=xzFhduYZLh7QdRBNoYqUcsE227EbvfESj9RQVADKtSC+EiRJWTSagU0eObqb2oXcEre5+i/RenzNxfyoocjYxX4zmhbCc4KQbVYd6+Q4ESQTiBx+95opjmowusz9FgNJU9WPBtfLvx7Hx+F8hmIRD/OpZYF1dCQzDCC3CRjxwL8= ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1701478768; c=relaxed/simple; bh=GkQ1lWlQ4i3YB0PqARmmBlZ4jlYFRFo2si28cGeZoUQ=; h=DKIM-Signature:From:To:Subject:Date:Message-Id:MIME-Version; b=LO+dBQ4z+LfLO6Rv2g6y3czhPItVRBArFHlnj8fOzXxkcEbFooE/ERBlX9Vqf53nor9WrDa8HGiVFE/OhC2TbU79Yizg/cRAPq2U1Vn/863AFVlrzJd8foXICYI/hnEM2F/DwRST5ZMZEcyS7bHRpyjc/2B+8A9nmlQufiiJcVA= ARC-Authentication-Results: i=1; server2.sourceware.org DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1701478766; x=1733014766; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=GkQ1lWlQ4i3YB0PqARmmBlZ4jlYFRFo2si28cGeZoUQ=; b=aUO5FNdvYYuehTGOThzUBap3xcvr/uIcblEkKRDQGCA2Mt7gEKIqTUEm uIcIsIJqVBNdLjPNRl8mF3CLo8YzjXmeJrVzP5YLJhIGZ4Wem9YEj02id 3W7tho0GPkNsMzf4bmh/Dk1uhLkuV6mX8hgxk53DZryfg8cYcLGFCFM20 7eJ7/20ptIMZiYzsrqIi87nF5DIaCmPi9BFPRYDLEobt+KlJF8pBwjMHq lvvyHQhS2s2kKbk4wuxnDMYD/TSyfxHdDc0y46V5ovaMmUAsiNp4mZjrg S9uCk/iwT+z5oeBNjBaKME5n4TEP9JQBi4I2HZxn1g0xSFjGeWUJkqngm A==; X-IronPort-AV: E=McAfee;i="6600,9927,10911"; a="390734149" X-IronPort-AV: E=Sophos;i="6.04,243,1695711600"; d="scan'208";a="390734149" Received: from fmsmga007.fm.intel.com ([10.253.24.52]) by fmsmga102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 01 Dec 2023 16:59:19 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10911"; a="773603550" X-IronPort-AV: E=Sophos;i="6.04,243,1695711600"; d="scan'208";a="773603550" Received: from shvmail03.sh.intel.com ([10.239.245.20]) by fmsmga007.fm.intel.com with ESMTP; 01 Dec 2023 16:59:17 -0800 Received: from pli-ubuntu.sh.intel.com (pli-ubuntu.sh.intel.com [10.239.159.47]) by shvmail03.sh.intel.com (Postfix) with ESMTP id 4FEA3100567A; Sat, 2 Dec 2023 08:59:16 +0800 (CST) From: pan2.li@intel.com To: gcc-patches@gcc.gnu.org Cc: juzhe.zhong@rivai.ai, pan2.li@intel.com, yanzhang.wang@intel.com, kito.cheng@gmail.com Subject: [PATCH v4] RISC-V: Bugfix for legitimize move when get vec mode in zve32f Date: Sat, 2 Dec 2023 08:59:14 +0800 Message-Id: <20231202005914.3621843-1-pan2.li@intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20231130072105.2462309-1-pan2.li@intel.com> References: <20231130072105.2462309-1-pan2.li@intel.com> MIME-Version: 1.0 X-Spam-Status: No, score=-11.2 required=5.0 tests=BAYES_00, DKIMWL_WL_HIGH, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, KAM_SHORT, SPF_HELO_NONE, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1783972650873595611 X-GMAIL-MSGID: 1784129826093181571 From: Pan Li If we want to extract 64bit value but ELEN < 64, we use RVV vector mode with EEW = 32 to extract the highpart and lowpart. However, this approach doesn't honor DFmode when movdf pattern when ZVE32f and of course results in ICE when zve32f. This patch would like to reuse the approach with some additional handing, consider lowpart bits is meaningless for FP mode, we need one int reg as bridge here. For example: rtx tmp = gen_rtx_reg (DImode) reg:DI = reg:DF (fmv.d.x) // Move DF reg to DI ... perform the extract for high and low parts ... reg:DF = reg:DI (fmv.x.d) // Move DI reg back to DF after all done PR target/112743 gcc/ChangeLog: * config/riscv/riscv.cc (riscv_legitimize_move): Take the exist (U *mode) and handle DFmode like DImode when EEW is 32bits for ZVE32F. gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/pr112743-2.c: New test. Signed-off-by: Pan Li Signed-off-by: Pan Li Signed-off-by: Pan Li > --- gcc/config/riscv/riscv.cc | 63 +++++++++++++------ .../gcc.target/riscv/rvv/base/pr112743-2.c | 52 +++++++++++++++ 2 files changed, 95 insertions(+), 20 deletions(-) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/pr112743-2.c diff --git a/gcc/config/riscv/riscv.cc b/gcc/config/riscv/riscv.cc index a4fc858fb50..84512dcdc68 100644 --- a/gcc/config/riscv/riscv.cc +++ b/gcc/config/riscv/riscv.cc @@ -2605,41 +2605,64 @@ riscv_legitimize_move (machine_mode mode, rtx dest, rtx src) unsigned int nunits = vmode_size > mode_size ? vmode_size / mode_size : 1; scalar_mode smode = as_a (mode); unsigned int index = SUBREG_BYTE (src).to_constant () / mode_size; - unsigned int num = smode == DImode && !TARGET_VECTOR_ELEN_64 ? 2 : 1; + unsigned int num = known_eq (GET_MODE_SIZE (smode), 8) + && !TARGET_VECTOR_ELEN_64 ? 2 : 1; + bool need_int_reg_p = false; if (num == 2) { /* If we want to extract 64bit value but ELEN < 64, we use RVV vector mode with EEW = 32 to extract the highpart and lowpart. */ + need_int_reg_p = smode == DFmode; smode = SImode; nunits = nunits * 2; } - vmode = riscv_vector::get_vector_mode (smode, nunits).require (); - rtx v = gen_lowpart (vmode, SUBREG_REG (src)); - for (unsigned int i = 0; i < num; i++) + if (riscv_vector::get_vector_mode (smode, nunits).exists (&vmode)) { - rtx result; - if (num == 1) - result = dest; - else if (i == 0) - result = gen_lowpart (smode, dest); - else - result = gen_reg_rtx (smode); - riscv_vector::emit_vec_extract (result, v, index + i); + rtx v = gen_lowpart (vmode, SUBREG_REG (src)); + rtx int_reg = dest; - if (i == 1) + if (need_int_reg_p) { - rtx tmp - = expand_binop (Pmode, ashl_optab, gen_lowpart (Pmode, result), - gen_int_mode (32, Pmode), NULL_RTX, 0, - OPTAB_DIRECT); - rtx tmp2 = expand_binop (Pmode, ior_optab, tmp, dest, NULL_RTX, 0, - OPTAB_DIRECT); - emit_move_insn (dest, tmp2); + int_reg = gen_reg_rtx (DImode); + emit_move_insn (int_reg, gen_lowpart (GET_MODE (int_reg), dest)); } + + for (unsigned int i = 0; i < num; i++) + { + rtx result; + if (num == 1) + result = int_reg; + else if (i == 0) + result = gen_lowpart (smode, int_reg); + else + result = gen_reg_rtx (smode); + + riscv_vector::emit_vec_extract (result, v, index + i); + + if (i == 1) + { + rtx tmp = expand_binop (Pmode, ashl_optab, + gen_lowpart (Pmode, result), + gen_int_mode (32, Pmode), NULL_RTX, 0, + OPTAB_DIRECT); + rtx tmp2 = expand_binop (Pmode, ior_optab, tmp, int_reg, + NULL_RTX, 0, + OPTAB_DIRECT); + emit_move_insn (int_reg, tmp2); + } + } + + if (need_int_reg_p) + emit_move_insn (dest, gen_lowpart (GET_MODE (dest), int_reg)); + else + emit_move_insn (dest, int_reg); } + else + gcc_unreachable (); + return true; } /* Expand diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/pr112743-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/pr112743-2.c new file mode 100644 index 00000000000..fdb35fd70f2 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/pr112743-2.c @@ -0,0 +1,52 @@ +/* Test that we do not have ice when compile */ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gc_zve32f_zvfh_zfh -mabi=lp64 -O2" } */ + +#include + +union double_union +{ + double d; + __uint32_t i[2]; +}; + +#define word0(x) (x.i[1]) +#define word1(x) (x.i[0]) + +#define P 53 +#define Exp_shift 20 +#define Exp_msk1 ((__uint32_t)0x100000L) +#define Exp_mask ((__uint32_t)0x7ff00000L) + +double ulp (double _x) +{ + union double_union x, a; + register int L; + + x.d = _x; + L = (word0 (x) & Exp_mask) - (P - 1) * Exp_msk1; + + if (L > 0) + { + L |= Exp_msk1 >> 4; + word0 (a) = L; + word1 (a) = 0; + } + else + { + L = -L >> Exp_shift; + if (L < Exp_shift) + { + word0 (a) = 0x80000 >> L; + word1 (a) = 0; + } + else + { + word0 (a) = 0; + L -= Exp_shift; + word1 (a) = L >= 31 ? 1 : 1 << (31 - L); + } + } + + return a.d; +}