From patchwork Thu Nov 16 06:16:07 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Philipp Tomsich X-Patchwork-Id: 165701 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b909:0:b0:403:3b70:6f57 with SMTP id t9csp3015973vqg; Wed, 15 Nov 2023 22:16:40 -0800 (PST) X-Google-Smtp-Source: AGHT+IGoLiTHLWqRFJntDExOPLmLh8NLweoqjM/m02wWxty0A15lvGzP6Co/fHTupLsFW1i8LsbO X-Received: by 2002:a05:622a:1314:b0:403:788f:5d0d with SMTP id v20-20020a05622a131400b00403788f5d0dmr8903515qtk.0.1700115400177; Wed, 15 Nov 2023 22:16:40 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1700115400; cv=pass; d=google.com; s=arc-20160816; b=b2/ZddBU7WlP9vMleHTgkKmo0qT0i8PaKIFKmqvbKr64goNURyu9cPn1vM6afVRGfJ XxdGrsukHXrKas+FxQ3jc7LSg9zxg7cdv3tJfSb7jaaHKoRIybA2WBh8QrOhExJVfGLW +vITsxUpq04kL/SLna2503F0lbMp/pC1U0VlWlFc6wkffERLObs2tP4alcSVHLs5Mrx9 5z3fo3JCoJM4Js7D12yv/iVaA09HMFM5o/KwFyZaE9SOr4AB0LbGN0dAuaiwTWiO+jtl d2HY393bUfVEmO9WwlC1DAceS6WEFLD8OpLK5p+M/nlKXgdojx+dSU78P637EMf0bkDu KOfw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:message-id:date:subject:cc:to:from:dkim-signature :arc-filter:dmarc-filter:delivered-to; bh=3ICO3LGL+c4c1Srq+Ket7vRBBp4YF66KQMK1oFTXy9s=; fh=XzDykK7i8kKM41XcZpssTDghB3wwW58wgm5F4PmK6oc=; b=f+inHhiGFtFCmcOrdpDsLmeFyPVWa1V+k/GeX12aaE8TCbHCpgGdqx11Qf1TUcJ3yj kZGDHR2xfeK6VC3SpEtZOCRQN0iq62BFXLDCLoESXJHLNDC35SSclr7JqRqCKJeCDwdP yPvPFD7vbveiJlbnYWzNh+0i7025OUKRT4DKDxZrZy4L0O/PGUIr//T5jCqXiUZZG9oE lXtoZqCIBONojJx78R8N6TUtdmvGIbaDoa8Ns2syFjSgOK5DbrR1SOo9OlMB9g+w31ym IesIV0h7/CdGkhflY6havQ6TC1RUV9tUEXzT0ObKUq+0A9Ra89vkh4qKPXfCxG3z8syg r0qA== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@vrull.eu header.s=google header.b=aqkiyeJd; arc=pass (i=1); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id c10-20020ac87d8a000000b0041989dab884si10285153qtd.77.2023.11.15.22.16.40 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Nov 2023 22:16:40 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@vrull.eu header.s=google header.b=aqkiyeJd; arc=pass (i=1); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id AC7303858C5F for ; Thu, 16 Nov 2023 06:16:39 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mail-lj1-x234.google.com (mail-lj1-x234.google.com [IPv6:2a00:1450:4864:20::234]) by sourceware.org (Postfix) with ESMTPS id B44883858036 for ; Thu, 16 Nov 2023 06:16:14 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org B44883858036 Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=vrull.eu Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=vrull.eu ARC-Filter: OpenARC Filter v1.0.0 sourceware.org B44883858036 Authentication-Results: server2.sourceware.org; arc=none smtp.remote-ip=2a00:1450:4864:20::234 ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1700115377; cv=none; b=PZCa8gA3MyJgicSQXYzVHJwlRWl/VI6YUAYjhlqVlOd5rfrKL8GLYbLvzlRCr7BK/sdQ4X2PLP8Bp6m2Ky23oWKcmMdhzjmnUM+1ctyr7wmQVL8/DmkhfOrb0rQ9Jsgo+Muv5nsJcHZCvdacodGfjFcssaUuKkYfg95owmOqltw= ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1700115377; c=relaxed/simple; bh=ecE2NeVRW4+fR5JJkPQSKR1tA4UteIfxT7og/IkNYvw=; h=DKIM-Signature:From:To:Subject:Date:Message-Id:MIME-Version; b=AJdJbhpf7LjmbU3z14O+k5zcSzGCUeGW2u5X0CILorPIob3JusxVtCoC2CfQmO0AthmJY5+YjNB9Bp5W/Sn1HS44ztVC1NCld7X3kaMH5jl6W1PH5Jk5v1M57MH5fdw6+jyGzXfndmAooFWljHyR3h7OrokrOjGehH+a9GMBgdY= ARC-Authentication-Results: i=1; server2.sourceware.org Received: by mail-lj1-x234.google.com with SMTP id 38308e7fff4ca-2c594196344so5280121fa.3 for ; Wed, 15 Nov 2023 22:16:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=vrull.eu; s=google; t=1700115372; x=1700720172; darn=gcc.gnu.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=3ICO3LGL+c4c1Srq+Ket7vRBBp4YF66KQMK1oFTXy9s=; b=aqkiyeJdT0DcGT004C5btm9CmH6LalLlwYUzv91OC7Z/wX30Z+nnCLC92aSIO6jvkC nPtwoFRUsB+J0HHNZpjKOe63rTyDQQ6X0BhWtFCEEhSpA8bpkVzKbPmHRaAb7wzE3Rpf tz/sM7IYXoBiHj/NRQuQ19VN9PtgTFAaVzdgUZ5gBo6eu91DnRYso9tOXbdfrkjS+m7U VWnYGE4GyWZ9G7wJ/QZ1/XPopuNcdhECkqR0F5ZtlZOm6KX7Se1RUV3NGC4O9CK3Xwsi wv4/PvcblHgeiOd3XgxTUWSmlpIoQ/A057X5zVof2CspITFO8NpQ0jI0TvmrcIfXvaRo n6hw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1700115372; x=1700720172; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=3ICO3LGL+c4c1Srq+Ket7vRBBp4YF66KQMK1oFTXy9s=; b=I81FIrJJRAKBP5CAQVf6aIj6qlC6QjL2eIOoGjtnYW4qV7BiaLduLeAUgzfojxyk2p gHjO1ThMMxPjKIrED62vKnGIXHKAg/ZeHS7vPA2zDRpMH/SmDBK7OCJVITQQ6QZdD5PS vIQZHvaJF9/tRBkK1T0voEl+0R3pR3yQ8jWGh9I/J0QJP75N6cJArkoH+AT1Wz4OTzD3 1zF4H7tY+zqwADB15pTu17S7+jYhWkD4jy65Mad4HO+ZUmBF8M0CzbUgvMxs1frzKSRN c9FC+McMJWAcE3Z1yp2Od8oM7HEAyQEA5LxANteErVKEetT2rf8leAMI3vW4jT1ROOEF ilIA== X-Gm-Message-State: AOJu0YyR9pl91YbV1srrzY0pAkzN+H4dLdRmNvS16u7O7DXPgojUcvZR Qmsnwi0Yi2g2rOJBvR8oWbSKJ0RREWJzmmdVMv6fq+1Ac24= X-Received: by 2002:a19:6709:0:b0:509:3258:687d with SMTP id b9-20020a196709000000b005093258687dmr881859lfc.2.1700115372158; Wed, 15 Nov 2023 22:16:12 -0800 (PST) Received: from ubuntu-focal.. ([2a01:4f9:3a:1e26::2]) by smtp.gmail.com with ESMTPSA id d41-20020a0565123d2900b00505a20d070asm1850858lfv.78.2023.11.15.22.16.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Nov 2023 22:16:11 -0800 (PST) From: Philipp Tomsich To: gcc-patches@gcc.gnu.org Cc: Kyrylo Tkachov , Philipp Tomsich Subject: [PATCH] aarch64: Add support for Ampere-1B (-mcpu=ampere1b) CPU Date: Thu, 16 Nov 2023 07:16:07 +0100 Message-Id: <20231116061607.1218967-1-philipp.tomsich@vrull.eu> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 X-Spam-Status: No, score=-11.9 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, JMQ_SPF_NEUTRAL, RCVD_IN_DNSWL_NONE, SPF_HELO_NONE, SPF_PASS, TXREP, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1782700205393342964 X-GMAIL-MSGID: 1782700205393342964 This patch adds initial support for Ampere-1B core. The Ampere-1B core implements ARMv8.7 with the following (compiler visible) extensions: - CSSC (Common Short Sequence Compression instructions), - MTE (Memory Tagging Extension) - SM3/SM4 gcc/ChangeLog: * config/aarch64/aarch64-cores.def (AARCH64_CORE): Add ampere-1b * config/aarch64/aarch64-cost-tables.h: Add ampere1b_extra_costs * config/aarch64/aarch64.cc: Add ampere1b_prefetch_tune and ampere1b_advsimd_vector_costs * config/aarch64/aarch64-tune.md: Regenerate * doc/invoke.texi: Document -mcpu=ampere1b Signed-off-by: Philipp Tomsich --- gcc/config/aarch64/aarch64-cores.def | 1 + gcc/config/aarch64/aarch64-cost-tables.h | 107 +++++++++++++++++++++++ gcc/config/aarch64/aarch64-tune.md | 2 +- gcc/config/aarch64/aarch64.cc | 89 +++++++++++++++++++ gcc/doc/invoke.texi | 2 +- 5 files changed, 199 insertions(+), 2 deletions(-) diff --git a/gcc/config/aarch64/aarch64-cores.def b/gcc/config/aarch64/aarch64-cores.def index eae40b29df6..19dfb133d29 100644 --- a/gcc/config/aarch64/aarch64-cores.def +++ b/gcc/config/aarch64/aarch64-cores.def @@ -74,6 +74,7 @@ AARCH64_CORE("thunderxt83", thunderxt83, thunderx, V8A, (CRC, CRYPTO), thu /* Ampere Computing ('\xC0') cores. */ AARCH64_CORE("ampere1", ampere1, cortexa57, V8_6A, (F16, RNG, AES, SHA3), ampere1, 0xC0, 0xac3, -1) AARCH64_CORE("ampere1a", ampere1a, cortexa57, V8_6A, (F16, RNG, AES, SHA3, SM4, MEMTAG), ampere1a, 0xC0, 0xac4, -1) +AARCH64_CORE("ampere1b", ampere1b, cortexa57, V8_7A, (F16, RNG, AES, SHA3, SM4, MEMTAG, CSSC), ampere1b, 0xC0, 0xac5, -1) /* Do not swap around "emag" and "xgene1", this order is required to handle variant correctly. */ AARCH64_CORE("emag", emag, xgene1, V8A, (CRC, CRYPTO), emag, 0x50, 0x000, 3) diff --git a/gcc/config/aarch64/aarch64-cost-tables.h b/gcc/config/aarch64/aarch64-cost-tables.h index 0cb638f3a13..4c8da7f119b 100644 --- a/gcc/config/aarch64/aarch64-cost-tables.h +++ b/gcc/config/aarch64/aarch64-cost-tables.h @@ -882,4 +882,111 @@ const struct cpu_cost_table ampere1a_extra_costs = } }; +const struct cpu_cost_table ampere1b_extra_costs = +{ + /* ALU */ + { + 0, /* arith. */ + 0, /* logical. */ + 0, /* shift. */ + COSTS_N_INSNS (1), /* shift_reg. */ + 0, /* arith_shift. */ + COSTS_N_INSNS (1), /* arith_shift_reg. */ + 0, /* log_shift. */ + COSTS_N_INSNS (1), /* log_shift_reg. */ + 0, /* extend. */ + COSTS_N_INSNS (1), /* extend_arith. */ + 0, /* bfi. */ + 0, /* bfx. */ + 0, /* clz. */ + 0, /* rev. */ + 0, /* non_exec. */ + true /* non_exec_costs_exec. */ + }, + { + /* MULT SImode */ + { + COSTS_N_INSNS (2), /* simple. */ + COSTS_N_INSNS (2), /* flag_setting. */ + COSTS_N_INSNS (2), /* extend. */ + COSTS_N_INSNS (3), /* add. */ + COSTS_N_INSNS (3), /* extend_add. */ + COSTS_N_INSNS (12) /* idiv. */ + }, + /* MULT DImode */ + { + COSTS_N_INSNS (2), /* simple. */ + 0, /* flag_setting (N/A). */ + COSTS_N_INSNS (2), /* extend. */ + COSTS_N_INSNS (3), /* add. */ + COSTS_N_INSNS (3), /* extend_add. */ + COSTS_N_INSNS (18) /* idiv. */ + } + }, + /* LD/ST */ + { + COSTS_N_INSNS (2), /* load. */ + COSTS_N_INSNS (2), /* load_sign_extend. */ + 0, /* ldrd (n/a). */ + 0, /* ldm_1st. */ + 0, /* ldm_regs_per_insn_1st. */ + 0, /* ldm_regs_per_insn_subsequent. */ + COSTS_N_INSNS (3), /* loadf. */ + COSTS_N_INSNS (3), /* loadd. */ + COSTS_N_INSNS (3), /* load_unaligned. */ + 0, /* store. */ + 0, /* strd. */ + 0, /* stm_1st. */ + 0, /* stm_regs_per_insn_1st. */ + 0, /* stm_regs_per_insn_subsequent. */ + COSTS_N_INSNS (1), /* storef. */ + COSTS_N_INSNS (1), /* stored. */ + COSTS_N_INSNS (1), /* store_unaligned. */ + COSTS_N_INSNS (3), /* loadv. */ + COSTS_N_INSNS (3) /* storev. */ + }, + { + /* FP SFmode */ + { + COSTS_N_INSNS (18), /* div. */ + COSTS_N_INSNS (3), /* mult. */ + COSTS_N_INSNS (3), /* mult_addsub. */ + COSTS_N_INSNS (3), /* fma. */ + COSTS_N_INSNS (2), /* addsub. */ + COSTS_N_INSNS (1), /* fpconst. */ + COSTS_N_INSNS (2), /* neg. */ + COSTS_N_INSNS (2), /* compare. */ + COSTS_N_INSNS (2), /* widen. */ + COSTS_N_INSNS (2), /* narrow. */ + COSTS_N_INSNS (6), /* toint. */ + COSTS_N_INSNS (4), /* fromint. */ + COSTS_N_INSNS (2) /* roundint. */ + }, + /* FP DFmode */ + { + COSTS_N_INSNS (18), /* div. */ + COSTS_N_INSNS (3), /* mult. */ + COSTS_N_INSNS (3), /* mult_addsub. */ + COSTS_N_INSNS (3), /* fma. */ + COSTS_N_INSNS (2), /* addsub. */ + COSTS_N_INSNS (1), /* fpconst. */ + COSTS_N_INSNS (2), /* neg. */ + COSTS_N_INSNS (2), /* compare. */ + COSTS_N_INSNS (2), /* widen. */ + COSTS_N_INSNS (2), /* narrow. */ + COSTS_N_INSNS (6), /* toint. */ + COSTS_N_INSNS (4), /* fromint. */ + COSTS_N_INSNS (2) /* roundint. */ + } + }, + /* Vector */ + { + COSTS_N_INSNS (1), /* alu. */ + COSTS_N_INSNS (2), /* mult. */ + COSTS_N_INSNS (1), /* movi. */ + COSTS_N_INSNS (1), /* dup. */ + COSTS_N_INSNS (1) /* extract. */ + } +}; + #endif diff --git a/gcc/config/aarch64/aarch64-tune.md b/gcc/config/aarch64/aarch64-tune.md index c969277d617..737be6da71b 100644 --- a/gcc/config/aarch64/aarch64-tune.md +++ b/gcc/config/aarch64/aarch64-tune.md @@ -1,5 +1,5 @@ ;; -*- buffer-read-only: t -*- ;; Generated automatically by gentune.sh from aarch64-cores.def (define_attr "tune" - "cortexa34,cortexa35,cortexa53,cortexa57,cortexa72,cortexa73,thunderx,thunderxt88p1,thunderxt88,octeontx,octeontxt81,octeontxt83,thunderxt81,thunderxt83,ampere1,ampere1a,emag,xgene1,falkor,qdf24xx,exynosm1,phecda,thunderx2t99p1,vulcan,thunderx2t99,cortexa55,cortexa75,cortexa76,cortexa76ae,cortexa77,cortexa78,cortexa78ae,cortexa78c,cortexa65,cortexa65ae,cortexx1,cortexx1c,neoversen1,ares,neoversee1,octeontx2,octeontx2t98,octeontx2t96,octeontx2t93,octeontx2f95,octeontx2f95n,octeontx2f95mm,a64fx,tsv110,thunderx3t110,neoversev1,zeus,neoverse512tvb,saphira,cortexa57cortexa53,cortexa72cortexa53,cortexa73cortexa35,cortexa73cortexa53,cortexa75cortexa55,cortexa76cortexa55,cortexr82,cortexa510,cortexa520,cortexa710,cortexa715,cortexa720,cortexx2,cortexx3,cortexx4,neoversen2,neoversev2,demeter" + "cortexa34,cortexa35,cortexa53,cortexa57,cortexa72,cortexa73,thunderx,thunderxt88p1,thunderxt88,octeontx,octeontxt81,octeontxt83,thunderxt81,thunderxt83,ampere1,ampere1a,ampere1b,emag,xgene1,falkor,qdf24xx,exynosm1,phecda,thunderx2t99p1,vulcan,thunderx2t99,cortexa55,cortexa75,cortexa76,cortexa76ae,cortexa77,cortexa78,cortexa78ae,cortexa78c,cortexa65,cortexa65ae,cortexx1,cortexx1c,neoversen1,ares,neoversee1,octeontx2,octeontx2t98,octeontx2t96,octeontx2t93,octeontx2f95,octeontx2f95n,octeontx2f95mm,a64fx,tsv110,thunderx3t110,neoversev1,zeus,neoverse512tvb,saphira,cortexa57cortexa53,cortexa72cortexa53,cortexa73cortexa35,cortexa73cortexa53,cortexa75cortexa55,cortexa76cortexa55,cortexr82,cortexa510,cortexa520,cortexa710,cortexa715,cortexa720,cortexx2,cortexx3,cortexx4,neoversen2,neoversev2,demeter" (const (symbol_ref "((enum attr_tune) aarch64_tune)"))) diff --git a/gcc/config/aarch64/aarch64.cc b/gcc/config/aarch64/aarch64.cc index d89c94519e9..ffcf7ed65b8 100644 --- a/gcc/config/aarch64/aarch64.cc +++ b/gcc/config/aarch64/aarch64.cc @@ -2013,6 +2013,95 @@ static const struct tune_params ampere1a_tunings = AARCH64_LDP_STP_POLICY_ALIGNED /* stp_policy_model. */ }; +static const cpu_prefetch_tune ampere1b_prefetch_tune = +{ + 48, /* num_slots */ + 64, /* l1_cache_size */ + 64, /* l1_cache_line_size */ + 2048, /* l2_cache_size */ + true, /* prefetch_dynamic_strides */ + -1, /* minimum_stride */ + -1 /* default_opt_level */ +}; + +static const advsimd_vec_cost ampere1b_advsimd_vector_cost = +{ + 1, /* int_stmt_cost */ + 3, /* fp_stmt_cost */ + 0, /* ld2_st2_permute_cost */ + 0, /* ld3_st3_permute_cost */ + 0, /* ld4_st4_permute_cost */ + 2, /* permute_cost */ + 8, /* reduc_i8_cost */ + 6, /* reduc_i16_cost */ + 4, /* reduc_i32_cost */ + 2, /* reduc_i64_cost */ + 9, /* reduc_f16_cost */ + 6, /* reduc_f32_cost */ + 3, /* reduc_f64_cost */ + 5, /* store_elt_extra_cost */ + 5, /* vec_to_scalar_cost */ + 5, /* scalar_to_vec_cost */ + 4, /* align_load_cost */ + 4, /* unalign_load_cost */ + 1, /* unalign_store_cost */ + 1 /* store_cost */ +}; + +/* Ampere-1B costs for vector insn classes. */ +static const struct cpu_vector_cost ampere1b_vector_cost = +{ + 1, /* scalar_int_stmt_cost */ + 3, /* scalar_fp_stmt_cost */ + 4, /* scalar_load_cost */ + 1, /* scalar_store_cost */ + 1, /* cond_taken_branch_cost */ + 1, /* cond_not_taken_branch_cost */ + &ere1b_advsimd_vector_cost, /* advsimd */ + nullptr, /* sve */ + nullptr /* issue_info */ +}; + +static const struct tune_params ampere1b_tunings = +{ + &ere1b_extra_costs, + &generic_addrcost_table, + &generic_regmove_cost, + &ere1b_vector_cost, + &generic_branch_cost, + &generic_approx_modes, + SVE_NOT_IMPLEMENTED, /* sve_width */ + { 3, /* load_int. */ + 1, /* store_int. */ + 4, /* load_fp. */ + 4, /* store_fp. */ + 4, /* load_pred. */ + 4 /* store_pred. */ + }, /* memmov_cost. */ + 4, /* issue_rate */ + (AARCH64_FUSE_ADRP_ADD | AARCH64_FUSE_AES_AESMC | + AARCH64_FUSE_MOV_MOVK | AARCH64_FUSE_MOVK_MOVK | + AARCH64_FUSE_ALU_BRANCH /* adds, ands, bics, ccmp, ccmn */ | + AARCH64_FUSE_CMP_BRANCH | AARCH64_FUSE_ALU_CBZ | + AARCH64_FUSE_ADDSUB_2REG_CONST1), + /* fusible_ops */ + "32", /* function_align. */ + "4", /* jump_align. */ + "32:16", /* loop_align. */ + 2, /* int_reassoc_width. */ + 4, /* fp_reassoc_width. */ + 1, /* fma_reassoc_width. */ + 2, /* vec_reassoc_width. */ + 2, /* min_div_recip_mul_sf. */ + 2, /* min_div_recip_mul_df. */ + 0, /* max_case_values. */ + tune_params::AUTOPREFETCHER_STRONG, /* autoprefetcher_model. */ + (AARCH64_EXTRA_TUNE_CHEAP_SHIFT_EXTEND), /* tune_flags. */ + &ere1b_prefetch_tune, + AARCH64_LDP_STP_POLICY_ALIGNED, /* ldp_policy_model. */ + AARCH64_LDP_STP_POLICY_ALIGNED /* stp_policy_model. */ +}; + static const advsimd_vec_cost neoversev1_advsimd_vector_cost = { 2, /* int_stmt_cost */ diff --git a/gcc/doc/invoke.texi b/gcc/doc/invoke.texi index 1748afdbfe0..58edb85039f 100644 --- a/gcc/doc/invoke.texi +++ b/gcc/doc/invoke.texi @@ -20755,7 +20755,7 @@ performance of the code. Permissible values for this option are: @samp{cortex-r82}, @samp{cortex-x1}, @samp{cortex-x1c}, @samp{cortex-x2}, @samp{cortex-x3}, @samp{cortex-x4}, @samp{cortex-a510}, @samp{cortex-a520}, @samp{cortex-a710}, @samp{cortex-a715}, @samp{cortex-a720}, @samp{ampere1}, -@samp{ampere1a}, and @samp{native}. +@samp{ampere1a}, @samp{ampere1b}, and @samp{native}. The values @samp{cortex-a57.cortex-a53}, @samp{cortex-a72.cortex-a53}, @samp{cortex-a73.cortex-a35}, @samp{cortex-a73.cortex-a53},