From patchwork Tue Nov 8 07:32:52 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bhavya Kapoor X-Patchwork-Id: 16895 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp2544055wru; Mon, 7 Nov 2022 23:36:44 -0800 (PST) X-Google-Smtp-Source: AMsMyM6u0BpMomP67rMufsQDA2IkoX9yaonMqsgn4uJhaEcPPPxIHJD7WLCJaySQtQ3hTDQsYrIB X-Received: by 2002:a17:90a:f001:b0:213:bf4:ee29 with SMTP id bt1-20020a17090af00100b002130bf4ee29mr72107766pjb.98.1667893004061; Mon, 07 Nov 2022 23:36:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1667893004; cv=none; d=google.com; s=arc-20160816; b=pVO0NvcLv/KWLK8AhXOunxC3iSp9hGUptm5bVnnhRvvdi1K7TS48P6X156ZW8IUCqU kP+M7M4PezqH5UbeXeAscSGlxe/co2SI6EbMkkU9ZEt4wTdOS82O6jzS0AWNDOdfVDRz E3dAOEjkTc0YhYK8aley53Neh3OqFwMl9E2R+W3xidQ9UpAp3NcS3oV2TPY+pVOSS1Ln sL4a6oBAvkctymdr/CmCMaC7EkumjlIIIafiobPo42EO8ZwCGjvi2b/+XFNmJ6fPlZjg O/hFdbBBy6fzBNJFlpAJMpo3tvuwrtqnBnK3+xAIjy3r+lEyVKslSPVhCwprbiSCMRp4 3LOQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=fob4BUWDvkc0MXg4j41UHbMPxCqHjKfum4yhBy3PBzU=; b=N6mjIOVlX+NhkM7rpTFJebZFsvZ8jcX15/gVbcutmM+nGuQOuT+pCH/0WErcDFU/np 1YuBxjFId8pYFi8U21aoTHF+We/8Zn1TbuQzRM/xaD8vsGoxEpJs9xpi5jhSs9MTn32f bPqKdOT6Jc2o16chHX4CvNdWKCvYSwLSkQ750rZtb5dWpoVi1kg5RIGvj8ucK7GP2PAr 3uPSNt6cFz8dmUBJ6oSLlVTniI5X85s7ONczA8NDv5z/35p+fyrB9x+olop+4o4zaoEo mvGiYx1i8y4JWts3eyc8DBdGkA4yOh3fqp6ewl5xt4PahBDlyrnghC9K9xHuQnPv1v8r IEbQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="sNKcJ/RT"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id u14-20020a170903124e00b0016f9420a15asi14698455plh.168.2022.11.07.23.36.31; Mon, 07 Nov 2022 23:36:44 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="sNKcJ/RT"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233521AbiKHHdX (ORCPT + 99 others); Tue, 8 Nov 2022 02:33:23 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37356 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233452AbiKHHdS (ORCPT ); Tue, 8 Nov 2022 02:33:18 -0500 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C8E413205D; Mon, 7 Nov 2022 23:33:13 -0800 (PST) Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 2A87X0s8067852; Tue, 8 Nov 2022 01:33:00 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1667892780; bh=fob4BUWDvkc0MXg4j41UHbMPxCqHjKfum4yhBy3PBzU=; h=From:To:CC:Subject:Date; b=sNKcJ/RTyRBPvPcXtkxaA15Df1W561mt3gFEQvzHnFm00QgM/tsVel7xHksm7+Yq1 QHHEmTIMWkngarE/XuPz2tNR9j87xXPI81omY4vkzOl6IPs+LvODQ55YVh/E8pTPH2 ZkfIyek29ZP1SxVUWI3voTJldaa7VlnvL1/z6JwI= Received: from DLEE104.ent.ti.com (dlee104.ent.ti.com [157.170.170.34]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 2A87X0rD018522 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 8 Nov 2022 01:33:00 -0600 Received: from DLEE100.ent.ti.com (157.170.170.30) by DLEE104.ent.ti.com (157.170.170.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6; Tue, 8 Nov 2022 01:33:00 -0600 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE100.ent.ti.com (157.170.170.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6 via Frontend Transport; Tue, 8 Nov 2022 01:33:00 -0600 Received: from localhost (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 2A87WwnV122665; Tue, 8 Nov 2022 01:32:59 -0600 From: Bhavya Kapoor To: , , , CC: , , , , Subject: [PATCH] arm64: dts: ti: k3-j721s2: Add support for ADC nodes Date: Tue, 8 Nov 2022 13:02:52 +0530 Message-ID: <20221108073252.35169-1-b-kapoor@ti.com> X-Mailer: git-send-email 2.20.1 MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1748912574425926947?= X-GMAIL-MSGID: =?utf-8?q?1748912574425926947?= J721S2 has two instances of 8 channel ADCs in MCU domain. Add DT nodes for 8 channel ADCs for J721S2. Enable ADCs present on J721S2 soc. Signed-off-by: Bhavya Kapoor --- .../dts/ti/k3-j721s2-common-proc-board.dts | 14 +++++++ .../boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi | 40 +++++++++++++++++++ 2 files changed, 54 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts index b210cc07c539..de9cb40273be 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts @@ -429,3 +429,17 @@ &main_mcan17 { status = "disabled"; }; + +&tscadc0 { + status = "okay"; + adc { + ti,adc-channels = <0 1 2 3 4 5 6 7>; + }; +}; + +&tscadc1 { + status = "okay"; + adc { + ti,adc-channels = <0 1 2 3 4 5 6 7>; + }; +}; diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi b/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi index 4d1bfabd1313..47a7a6b500c2 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi @@ -299,4 +299,44 @@ ti,cpts-periodic-outputs = <2>; }; }; + + tscadc0: tscadc@40200000 { + compatible = "ti,am3359-tscadc"; + reg = <0x0 0x40200000 0x0 0x1000>; + interrupts = ; + power-domains = <&k3_pds 0 TI_SCI_PD_EXCLUSIVE>; + clocks = <&k3_clks 0 0>; + assigned-clocks = <&k3_clks 0 2>; + assigned-clock-rates = <60000000>; + clock-names = "adc_tsc_fck"; + dmas = <&main_udmap 0x7400>, + <&main_udmap 0x7401>; + dma-names = "fifo0", "fifo1"; + status = "disabled"; + + adc { + #io-channel-cells = <1>; + compatible = "ti,am3359-adc"; + }; + }; + + tscadc1: tscadc@40210000 { + compatible = "ti,am3359-tscadc"; + reg = <0x0 0x40210000 0x0 0x1000>; + interrupts = ; + power-domains = <&k3_pds 1 TI_SCI_PD_EXCLUSIVE>; + clocks = <&k3_clks 1 0>; + assigned-clocks = <&k3_clks 1 2>; + assigned-clock-rates = <60000000>; + clock-names = "adc_tsc_fck"; + dmas = <&main_udmap 0x7402>, + <&main_udmap 0x7403>; + dma-names = "fifo0", "fifo1"; + status = "disabled"; + + adc { + #io-channel-cells = <1>; + compatible = "ti,am3359-adc"; + }; + }; };