From patchwork Tue Oct 24 10:20:36 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ezra Sitorus X-Patchwork-Id: 157368 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:ce89:0:b0:403:3b70:6f57 with SMTP id p9csp1840709vqx; Tue, 24 Oct 2023 03:21:19 -0700 (PDT) X-Google-Smtp-Source: AGHT+IE/iwGitAsh5lQPGdZ7HUBSQzQbgibZ6PYo6TpcOn9/rJuxYeJ3JMAyVn8vYEl9KICsLG2M X-Received: by 2002:a05:622a:20a:b0:41e:29ac:1300 with SMTP id b10-20020a05622a020a00b0041e29ac1300mr1697498qtx.27.1698142879498; Tue, 24 Oct 2023 03:21:19 -0700 (PDT) ARC-Seal: i=4; a=rsa-sha256; t=1698142879; cv=pass; d=google.com; s=arc-20160816; b=uy9yMRgeSDVyHs9dkOkWW9YnRVGD4wq1lXC8PUZ46VumWlL8T/cO8rk+EAMqnSbsJm v3BIgcl2aHo3ngj1RyGHuNspqJ3OcxtdBoUpr8lb9DrTJcO5MevsPmuSFQmFevegTeZ5 3g8oNDOLNDmeJC5BfbQ3q4wG2JombxVJAMzFcOeGBHkpNqIFr4f0EGU89q6jtH3gO//V wlj4T2dpkAHk9t0pqKUM6c+NIYBpaOBc0fAOxEis1uU/TABzH/VvzWuemjZI4Gkz97ei NuipdSTxCrd5jsKyuGCjgRC2m4tBMGUOLJbwTcy4EYXiefH379sOMY/y9fK9sLjgFD+Q FSKg== ARC-Message-Signature: i=4; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:original-authentication-results :mime-version:content-transfer-encoding:nodisclaimer :authentication-results-original:msip_labels:content-language :accept-language:in-reply-to:references:message-id:date:thread-index :thread-topic:subject:cc:to:from:dkim-signature:dkim-signature :arc-filter:dmarc-filter:delivered-to; bh=qZMyLy3+NqWhlAHS8t7ax+ZJBCkhzwJ//VEEHIxiZQA=; fh=YMwdYBEfq/JP18neZlKSmakxX0efZBHNAWl3VeEUNpc=; b=AINFjBx2w8fGTXWNo8i8UHaDiTuXH+xwpsAMN9Ztj5fEDyfwrYxSpVxd9dQFf9oSKW Sp0w0A9eQGCvoPStufmhQ8ABpj46W+ql7hO0t28/3vTxnhbVTAltekQkSjPi0J0zJG5T ioPxmarpWB0zLomIxbZUrzaLySy628C7cJ8x9iLupbcZleQTqino15CZUU063aNAA12o D8RmFupM9TfVUrNcX+/DwE6gU7OmoEhZcIcT3LP8MJ8aeR5VIdQwt4kIUeenBqfyY2Ex BYN0tph+RRYkVULukR1NWUVMIddJ0yggR4pdKzCQRnohzUM0j9JC0mEJCijQ1xR8RLvB gBsA== ARC-Authentication-Results: i=4; mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=Bn5eqzlA; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=Bn5eqzlA; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (server2.sourceware.org. [8.43.85.97]) by mx.google.com with ESMTPS id q21-20020a05622a031500b0041814926f4fsi7142496qtw.91.2023.10.24.03.21.19 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 24 Oct 2023 03:21:19 -0700 (PDT) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) client-ip=8.43.85.97; Authentication-Results: mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=Bn5eqzlA; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=Bn5eqzlA; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 44AB73857701 for ; Tue, 24 Oct 2023 10:21:19 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2080.outbound.protection.outlook.com [40.107.20.80]) by sourceware.org (Postfix) with ESMTPS id 7BA333858D37 for ; Tue, 24 Oct 2023 10:20:51 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 7BA333858D37 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 7BA333858D37 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.20.80 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1698142854; cv=pass; b=A/Tfmf+gZrNyLG4zfMbg1cTzDzqC5R2nVZa2vq+UDj6WpF0wEjREipHUr3llo8ljB0UVFUZaZ4zJfVZvH7aCn2/wsz5PEW4NRzkAkuWSye5snc0iNQMhijGj+PeMSgbaZ2mSXWE8yzEGHRm2B1q/sMz3JbeGhB/EsFXHOfMTykU= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1698142854; c=relaxed/simple; bh=CN9MX9vM9aJcZ/9cgv/QIkv7ptLQPPciKpuL1mAXq90=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=hNhY/vJJGBY/SlSiHshjet99/fXURku320MHdRcz+aLMpHSlCZh4SVTueMfzG7pQiD9hFBCi3XsSMHirWBeB5c2+dfEWIUW/eMet0IHLVQtXFrYXLHEZ44V2eHicvxEOvR/woEdZQL24jJv3QRJMkFaMmf16iWUr9tQl3U87dyk= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=i726mBM03RaBEysUZXh40aDi0/Vfh1PuPRI47zz3eVZiZVYDqXW5W0oG+zJjVZOh2NHVsr2w76hoh8TzmLhMuf6dIpcWbvISq9xeahhjOi+yBboAEZuR5aUhXYVNf7NHlpKwhm5asst6pZwOe6XP3enH81lt1qaw8bfNkirb+Zd4tJzYDBfMgEFFiJJZsPZp8xFhJ15VpRQ+BYZLLmojrBjaNi5J/gs4gl5J7cU+QPXYqvJfjHDc2kl/4JhMfiSA2ZnGD09fUWpATnqxDZ6L396Rs+XzMuQ2r/Vu10qkSOKRBo27FNFouPofbsqw1GTAETisWZam3Dn76Jn7zn1k3w== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=qZMyLy3+NqWhlAHS8t7ax+ZJBCkhzwJ//VEEHIxiZQA=; b=k8Up15HN7GZzpvXJQREsjPdBVjQRSFYdLHT6NNDcXYgAKgMNqweBI2i/sWnRRCMhXU4LHA23AMUQL7KY18O5PtgJZNpKHL5uT2ggAmQk6rjeNe1OiucPY48uU3K5tDyaxvZyK++yvApb4bbsbMgBDHk1FU0aiI/wzgLRrQIAlNDvW2lXNhHVzFDW6YMyMyriEVy/AU8os8XIZtagDFsd0uxxZN9l/FYiu+z9dhM3zPaa7invTh5K+GKovw2m0OI6Ifi4LKGdaseI9lpjw/npBcpzU4VHGQdLk/L1uWjAMcQpCrLuL7YVdWcDO7jFj2PXGpce4qCAEe6xQcIXMQvPMQ== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=qZMyLy3+NqWhlAHS8t7ax+ZJBCkhzwJ//VEEHIxiZQA=; b=Bn5eqzlAOUt+bFbfM4bJ/y9ma9qqGqDJ784RIegxsaH5co+r9QKD70+rGmqqI4SlIm7/u+LwQmbkEUz0W4mopnRXUlPKt8EgVB+woOhNr/0+YVOGTOMJtArqCm3+EtJhe4WkfsTvUyxkx9VzpbrZ7dyUPlpJl4wYt2XOe1+ielU= Received: from AS8PR04CA0045.eurprd04.prod.outlook.com (2603:10a6:20b:312::20) by PAWPR08MB8886.eurprd08.prod.outlook.com (2603:10a6:102:33a::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6907.26; Tue, 24 Oct 2023 10:20:48 +0000 Received: from AMS0EPF000001A4.eurprd05.prod.outlook.com (2603:10a6:20b:312:cafe::bb) by AS8PR04CA0045.outlook.office365.com (2603:10a6:20b:312::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6933.19 via Frontend Transport; Tue, 24 Oct 2023 10:20:48 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AMS0EPF000001A4.mail.protection.outlook.com (10.167.16.229) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6933.15 via Frontend Transport; Tue, 24 Oct 2023 10:20:47 +0000 Received: ("Tessian outbound 028b72acc2da:v215"); Tue, 24 Oct 2023 10:20:46 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 854be61d93f89210 X-CR-MTA-TID: 64aa7808 Received: from c48d8bd6d0dc.2 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 16DE17F6-25D7-4E61-AF34-89ED60756E51.1; Tue, 24 Oct 2023 10:20:39 +0000 Received: from EUR05-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id c48d8bd6d0dc.2 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Tue, 24 Oct 2023 10:20:39 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ZveFRJn958jatC5zWzjeIvzaC8k5vSwB9mfRGsRmQlOxaCADsTHB2serblmolif/p7uK/turaMXKF7ODikUTI1wQ4diXgO+k8zAkrnufTGsIElbCeJDu6M92OUH12bkIYJCsdgSWEUFBMa2evECXiiP9/r1WjWWGLIkknn5fJMuo5V+85ZnQE+EaTduqen3BqJ8LgMkKb2f6g50JIhEh60SXzwMSxufEgzAX1e17p17466/XiQjA6pYBi5qpYlWdkWQA/XiFHcVSAdlyq6YRstQccm56w25LCgrsu6s/Ifm8ukJUKVbvEWjUbtNZ8sebtvtjCZP39n3p/FjAGmlE3Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=qZMyLy3+NqWhlAHS8t7ax+ZJBCkhzwJ//VEEHIxiZQA=; b=DGkWe5NJ3PCR02gM6UX3jN1XjR41iI/gp7LGSrgRQiHnc4aG9UIugO6B48MH/av2NxNvWIBtdi1b5pCgG7FHAtFMzeJf9gVvMPoBAhgkfmDfYd79MuMYxvfsZkXiU1cqFWIHcsN9F3vX81BPBCqUUgT7DqwQCo7Bwc/sDPz2jExMiACKFRO7KysLpTk0U1p5WhOg4kUarNrbwyuA4l1kLtCXYx04aSfOOV2/kP/VTq/fs9WBAJNQOG6KRFIYFovoZcXzlfmbx0OTla8b3CMb2yLX5i3FS6wiN4DK7rOtQlBXfDwuGYOkDyFuzViGRSJuweoPGUXzvvWIRq6M7kCr0g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=qZMyLy3+NqWhlAHS8t7ax+ZJBCkhzwJ//VEEHIxiZQA=; b=Bn5eqzlAOUt+bFbfM4bJ/y9ma9qqGqDJ784RIegxsaH5co+r9QKD70+rGmqqI4SlIm7/u+LwQmbkEUz0W4mopnRXUlPKt8EgVB+woOhNr/0+YVOGTOMJtArqCm3+EtJhe4WkfsTvUyxkx9VzpbrZ7dyUPlpJl4wYt2XOe1+ielU= Received: from AS2PR08MB10225.eurprd08.prod.outlook.com (2603:10a6:20b:64e::12) by DB9PR08MB7868.eurprd08.prod.outlook.com (2603:10a6:10:39f::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6907.29; Tue, 24 Oct 2023 10:20:36 +0000 Received: from AS2PR08MB10225.eurprd08.prod.outlook.com ([fe80::7f30:ca52:d56f:c2b1]) by AS2PR08MB10225.eurprd08.prod.outlook.com ([fe80::7f30:ca52:d56f:c2b1%6]) with mapi id 15.20.6907.032; Tue, 24 Oct 2023 10:20:36 +0000 From: Ezra Sitorus To: "gcc-patches@gcc.gnu.org" CC: Richard Earnshaw , Kyrylo Tkachov Subject: [PING] [PATCH 1/3] [GCC] arm: vld1q_types_x2 ACLE intrinsics Thread-Topic: [PING] [PATCH 1/3] [GCC] arm: vld1q_types_x2 ACLE intrinsics Thread-Index: AQHZ+DqeOaCf49229EOpMZGQ651Z77BY1qst Date: Tue, 24 Oct 2023 10:20:36 +0000 Message-ID: References: <20231006094946.21978-1-Ezra.Sitorus@arm.com> <20231006094946.21978-2-Ezra.Sitorus@arm.com> In-Reply-To: <20231006094946.21978-2-Ezra.Sitorus@arm.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: msip_labels: Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; x-ms-traffictypediagnostic: AS2PR08MB10225:EE_|DB9PR08MB7868:EE_|AMS0EPF000001A4:EE_|PAWPR08MB8886:EE_ X-MS-Office365-Filtering-Correlation-Id: de8eaddb-4db4-4189-7306-08dbd47ae394 x-checkrecipientrouted: true nodisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: /+fl4O/jLj0oufWiDTYdcwbvMhCkUY1zJdMNnI1ZJQOzCaLVRZpbrpAazoGccd+w5vwE4EnKijpOXS02gTrR0VHSnxQi/n+e7sbpg0YPYinvDhEDabcznFNDFINVtwOL9/4Jj9zeHwxiybljXluGOMCqPimaPtY0SobTWkXXuu3zyOI2sLN7YMRyvFxi6hh7heZZfl9SIJqPaVmwW2iB5M/g0CnGoWLIScu3LmwNekpkmphKPDWq+AeFjx++/B53PP0Wcikuy10p46yR/oeFuwCDjTJRoPrnSoI0QN2kK4Kr13k6bU8EPOIbH+Gauuh3jCM5AgsTqiB/Yijb2Ijltbx48v5CzUbZQnJnfd7o5Y0VfWztsT1Hwv2GPY55DDj/uEdNRckdZ2WMRnHkcAWKtNp/J6UaLUGaYDwLiF4YyuTX9kZgmcYSJgfPBVUETCR0wVMsb0MSL5b92jYtzQK7nbijBkKyfQwLW3o1PFUU69o33m2Wu4G1ywBRAYQ1GqdsBHt86OYTMx7FlICf1IZ7WeEnh3myOLoqJZ/pbGOFHrY6PRNpUu/vh/f6MkFxWqTydF6T0mK6O5UeHzXuUJ/rcCRasr0JkrjG1yASwivYlfqUAbXPKB8zIVn6aoUFxAyHVdvWqpJGEQzfTxQg20kMVezoSKt3hxWgg8kTVGjDtn6Kna/03zB7N92PUolZ8FkI X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AS2PR08MB10225.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230031)(366004)(39860400002)(136003)(376002)(346002)(396003)(230922051799003)(64100799003)(451199024)(1800799009)(186009)(30864003)(55016003)(2906002)(38100700002)(54906003)(64756008)(66446008)(66476007)(91956017)(316002)(66946007)(66556008)(76116006)(122000001)(6916009)(71200400001)(478600001)(7696005)(6506007)(53546011)(966005)(9686003)(41300700001)(83380400001)(86362001)(4326008)(5660300002)(52536014)(33656002)(8676002)(8936002)(84970400001)(38070700009)(26005)(87944015)(357404004); DIR:OUT; SFP:1101; MIME-Version: 1.0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR08MB7868 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AMS0EPF000001A4.eurprd05.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 103e218d-adbc-4cab-30f3-08dbd47adcfc X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 1kR92eqhzXpM+QOeIueQsbkRJGK8WUfGhQPAgy2z7FmCLyPpdeCmycgSeZzp04YuykOsvhK6vZZU6EQAWNWy+rIBDPkCsgWfJRFWIELXdQmLkqhgHINE9sRuuiyQ/0dST2Dx2veYJhQR9ioPBG8r4yWe1qqF9TfAN8ACpgXqrCI1ltaMNbaKqg5II9GZfa040W2PlmPkwqTDd3dH1HuN+oMKYdzBr8IygCLstll4m/iFZOySzfzvH0mTJKmnHoQHVnoqXJ7nEnZ1knxwFW0sSUPDR2D9o49/RlfF2rfCCeY0vQbm6HH8WS6R561cWd3a+rsdot6IXzDE4SJtAQ56ICjzdQdsXErYFMPxKZLic+2gH0qFfF89/4kyUXgIC8CoMB4BX0k0+IsF568f0IRzfEOFhx5tvSV/s+xnQjFhqBnPPZgeEMRVAaXtdDY2NZiox12HuyfBoh+Cce0IpT2G9zsCw5tt3DBcHgvo1HoRP1aYNa+NKdS+laQyBt/KTjyphJ8YXIRjpRZ8cWtfjpZJZjRD1opNYwAY0tz7W2Ar5EBWbEKsldIDH8oA0gkcnZH++0yLcj+OduVKVsoCBfhT6G82zcUsKKOx05/Fu0+UVCNgbzgZwcMSfMoXb7KvVcpWkm4SJMZGiHXiRzoR6B9fKSPmBRNygwSP//PnJnafHw5/2DronQL5AhZ7jAcRTJM9Iwd+KRb3jipKxMEfgYTkkFlvPyss2fU+5J6jlNrx4cDZIzavqYAzeN/EgcXu4RreDFNRlvv+Ak+rx/XUySKbeS54wJgB5tkyDByn1HYmpLnBOo30svTX3JxxGb3kFu+hLu8sOgk0dY+P6uh7Us+eBGcPuJ90aorRlSeuM3oAwKAuPnNXAICubKc0453Jlkce X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(4636009)(346002)(136003)(396003)(39860400002)(376002)(230922051799003)(186009)(1800799009)(64100799003)(82310400011)(451199024)(46966006)(36840700001)(40470700004)(70206006)(81166007)(356005)(6506007)(53546011)(36860700001)(7696005)(86362001)(47076005)(9686003)(478600001)(966005)(83380400001)(84970400001)(26005)(336012)(70586007)(316002)(82740400003)(6916009)(54906003)(41300700001)(4326008)(40460700003)(52536014)(55016003)(5660300002)(40480700001)(2906002)(8676002)(8936002)(30864003)(33656002)(87944015)(357404004); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Oct 2023 10:20:47.1687 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: de8eaddb-4db4-4189-7306-08dbd47ae394 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF000001A4.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAWPR08MB8886 X-Spam-Status: No, score=-12.1 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1778999268614083667 X-GMAIL-MSGID: 1780631867931260255 Ping diff --git a/gcc/config/arm/arm_neon.h b/gcc/config/arm/arm_neon.h index cdfdb44259a..3eb41c6bdc8 100644 --- a/gcc/config/arm/arm_neon.h +++ b/gcc/config/arm/arm_neon.h @@ -10403,6 +10403,15 @@ vld1q_p64 (const poly64_t * __a) return (poly64x2_t)__builtin_neon_vld1v2di ((const __builtin_neon_di *) __a); } +__extension__ extern __inline poly64x2x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p64_x2 (const poly64_t * __a) +{ + union { poly64x2x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + #pragma GCC pop_options __extension__ extern __inline int8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -10432,6 +10441,42 @@ vld1q_s64 (const int64_t * __a) return (int64x2_t)__builtin_neon_vld1v2di ((const __builtin_neon_di *) __a); } +__extension__ extern __inline int8x16x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s8_x2 (const int8_t * __a) +{ + union { int8x16x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline int16x8x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s16_x2 (const int16_t * __a) +{ + union { int16x8x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + +__extension__ extern __inline int32x4x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s32_x2 (const int32_t * __a) +{ + union { int32x4x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v4si ((const __builtin_neon_si *) __a); + return __rv.__i; +} + +__extension__ extern __inline int64x2x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s64_x2 (const int64_t * __a) +{ + union { int64x2x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + #if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) __extension__ extern __inline float16x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -10448,6 +10493,26 @@ vld1q_f32 (const float32_t * __a) return (float32x4_t)__builtin_neon_vld1v4sf ((const __builtin_neon_sf *) __a); } +#if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) +__extension__ extern __inline float16x8x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_f16_x2 (const float16_t * __a) +{ + union { float16x8x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v8hf (__a); + return __rv.__i; +} +#endif + +__extension__ extern __inline float32x4x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_f32_x2 (const float32_t * __a) +{ + union { float32x4x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v4sf ((const __builtin_neon_sf *) __a); + return __rv.__i; +} + __extension__ extern __inline uint8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1q_u8 (const uint8_t * __a) @@ -10476,6 +10541,42 @@ vld1q_u64 (const uint64_t * __a) return (uint64x2_t)__builtin_neon_vld1v2di ((const __builtin_neon_di *) __a); } +__extension__ extern __inline uint8x16x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u8_x2 (const uint8_t * __a) +{ + union { uint8x16x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint16x8x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u16_x2 (const uint16_t * __a) +{ + union { uint16x8x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint32x4x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u32_x2 (const uint32_t * __a) +{ + union { uint32x4x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v4si ((const __builtin_neon_si *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint64x2x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u64_x2 (const uint64_t * __a) +{ + union { uint64x2x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + __extension__ extern __inline poly8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1q_p8 (const poly8_t * __a) @@ -10490,6 +10591,24 @@ vld1q_p16 (const poly16_t * __a) return (poly16x8_t)__builtin_neon_vld1v8hi ((const __builtin_neon_hi *) __a); } +__extension__ extern __inline poly8x16x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p8_x2 (const poly8_t * __a) +{ + union { poly8x16x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline poly16x8x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p16_x2 (const poly16_t * __a) +{ + union { poly16x8x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + __extension__ extern __inline int8x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1_lane_s8 (const int8_t * __a, int8x8_t __b, const int __c) @@ -19782,6 +19901,15 @@ vld1q_bf16 (const bfloat16_t * __ptr) return __builtin_neon_vld1v8bf (__ptr); } +__extension__ extern __inline bfloat16x8x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_bf16_x2 (const bfloat16_t * __ptr) +{ + union { bfloat16x8x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v8bf ((const __builtin_neon_bf *) __ptr); + return __rv.__i; +} + __extension__ extern __inline bfloat16x4x2_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld2_bf16 (bfloat16_t const * __ptr) diff --git a/gcc/config/arm/arm_neon_builtins.def b/gcc/config/arm/arm_neon_builtins.def index 94b15238123..5fadd255c18 100644 --- a/gcc/config/arm/arm_neon_builtins.def +++ b/gcc/config/arm/arm_neon_builtins.def @@ -298,6 +298,7 @@ VAR1 (TERNOP, vtbx1, v8qi) VAR1 (TERNOP, vtbx2, v8qi) VAR1 (TERNOP, vtbx3, v8qi) VAR1 (TERNOP, vtbx4, v8qi) +VAR7 (LOAD1, vld1_x2, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) VAR13 (LOAD1, vld1, v8qi, v4hi, v4hf, v2si, v2sf, v16qi, v8hi, v8hf, v4si, v4sf, v2di, v4bf, v8bf) diff --git a/gcc/config/arm/neon.md b/gcc/config/arm/neon.md index d213369ffc3..55049ea549f 100644 --- a/gcc/config/arm/neon.md +++ b/gcc/config/arm/neon.md @@ -4957,6 +4957,16 @@ if (BYTES_BIG_ENDIAN) [(set_attr "type" "neon_load1_1reg")] ) +(define_insn "neon_vld1_x2" + [(set (match_operand:OI 0 "s_register_operand" "=w") + (unspec:OI [(match_operand:OI 1 "neon_struct_operand" "Um") + (unspec:VQXBF [(const_int 0)] UNSPEC_VSTRUCTDUMMY)] + UNSPEC_VLD1))] + "TARGET_NEON" + "vld1.\t%h0, %A1" + [(set_attr "type" "neon_load1_2reg")] +) + ;; The lane numbers in the RTL are in GCC lane order, having been flipped ;; in arm_expand_neon_args. The lane numbers are restored to architectural ;; lane order here. diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c new file mode 100644 index 00000000000..1d31777afdf --- /dev/null +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c @@ -0,0 +1,67 @@ +/* { dg-do assemble } */ +/* { dg-require-effective-target arm_neon_ok } */ +/* { dg-options "-save-temps -O2" } */ +/* { dg-add-options arm_neon } */ + +#include "arm_neon.h" + +uint8x16x2_t test_vld1q_u8_x2 (uint8_t * a) +{ + return vld1q_u8_x2 (a); +} + +uint16x8x2_t test_vld1q_u16_x2 (uint16_t * a) +{ + return vld1q_u16_x2 (a); +} + +uint32x4x2_t test_vld1q_u32_x2 (uint32_t * a) +{ + return vld1q_u32_x2 (a); +} + +uint64x2x2_t test_vld1q_u64_x2 (uint64_t * a) +{ + return vld1q_u64_x2 (a); +} + +int8x16x2_t test_vld1q_s8_x2 (int8_t * a) +{ + return vld1q_s8_x2 (a); +} + +int16x8x2_t test_vld1q_s16_x2 (int16_t * a) +{ + return vld1q_s16_x2 (a); +} + +int32x4x2_t test_vld1q_s32_x2 (int32_t * a) +{ + return vld1q_s32_x2 (a); +} + +int64x2x2_t test_vld1q_s64_x2 (int64_t * a) +{ + return vld1q_s64_x2 (a); +} + +float32x4x2_t test_vld1q_f32_x2 (float32_t * a) +{ + return vld1q_f32_x2 (a); +} + +poly8x16x2_t test_vld1q_p8_x2 (poly8_t * a) +{ + return vld1q_p8_x2 (a); +} + +poly16x8x2_t test_vld1q_p16_x2 (poly16_t * a) +{ + return vld1q_p16_x2 (a); +} + +/* { dg-final { scan-assembler-times {vld1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vld1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ + diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c new file mode 100644 index 00000000000..5f6fc98640e --- /dev/null +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c @@ -0,0 +1,13 @@ +/* { dg-do assemble } */ +/* { dg-require-effective-target arm_v8_2a_bf16_neon_ok } */ +/* { dg-options "-save-temps -O2" } */ +/* { dg-add-options arm_v8_2a_bf16_neon } */ + +#include "arm_neon.h" + +bfloat16x8x2_t test_vld1q_bf16_x2 (bfloat16_t * a) +{ + return vld1q_bf16_x2 (a); +} + +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c new file mode 100644 index 00000000000..aecf491a4de --- /dev/null +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c @@ -0,0 +1,14 @@ +/* { dg-do assemble } */ +/* { dg-require-effective-target arm_neon_fp16_ok } */ +/* { dg-options "-save-temps -O2" } */ +/* { dg-add-options arm_neon_fp16 } */ + +#include "arm_neon.h" + +float16x8x2_t test_vld1q_f16_x2 (float16_t * a) +{ + return vld1q_f16_x2 (a); +} + +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ + diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c new file mode 100644 index 00000000000..04ceb5e4a24 --- /dev/null +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c @@ -0,0 +1,14 @@ +/* { dg-do assemble } */ +/* { dg-require-effective-target arm_crypto_ok } */ +/* { dg-options "-save-temps -O2" } */ +/* { dg-add-options arm_crypto } */ + +#include "arm_neon.h" + +poly64x2x2_t test_vld1q_p64_x2 (poly64_t * a) +{ + return vld1q_p64_x2 (a); +} + +/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 1 } } */ +