From patchwork Fri Oct 13 05:33:47 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Li, Pan2" X-Patchwork-Id: 152311 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:612c:2908:b0:403:3b70:6f57 with SMTP id ib8csp1677629vqb; Thu, 12 Oct 2023 22:34:31 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEnFZOwIW4JXv6KB04heq/SReCEo+pW4ZpjOUxeRec7zYs0cOr0GBCHjtc7RxnOkGNjBWi8 X-Received: by 2002:a05:622a:1195:b0:418:d14:1ca0 with SMTP id m21-20020a05622a119500b004180d141ca0mr31562573qtk.27.1697175271698; Thu, 12 Oct 2023 22:34:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1697175271; cv=none; d=google.com; s=arc-20160816; b=eUAKLPvGktufTOEYHkswmJYGY+ehQHSb+SKrPg9ocS4EdW7j/tmWS3HrCfYNXdOCyK Zeqey5o9JA2DPzPOnMoZ8+utpt3py3jYia0qXi/IHHEZgS1NoTt69h79CuCoV7/avBLi PkRKDpAiBc3e8OIRkouMkGWSo+z3AyBiIVThuXBhM6kQXR1AwtIkaxIVhcIWau3gz3El k8E+3KQmuQFeFFWNvDY6/32EoXWNeAWMgAiK/9zge98gXK6Da2q7Nz+47F6Xt1olyzYu Adg9GyukGa33b/ck4NwodHPEiJ/t+BN4fhimguB+cOv1vXSZvXETsCqmYIqCSy+ftRUT LJvQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:message-id:date:subject:cc:to:from:dkim-signature :dmarc-filter:delivered-to; bh=iFFdlxkwhBiP+fnQt1OK6u9apfSWZKsZ2wYUt/xE4TQ=; fh=yqBQmCEeFYB2Wjmf8l8QkV/dOy5iKwSEx/iU/FYQjxU=; b=0q6Se+jsDiGGaNlFGjf+ae3f3A/Bc6zd1XFq7beJBq7iJslejNt2qL/GDmBWEFXyji WdXgebtbgE7OlktfC+7EUeeBIDp7Ln1q/Vx5pQEoXTBAcGfI5gmz++sar+ghUWER1Z/L 6E01sKLFUtOyhH/nQhJ7jKB/BzAM03mTqVcgF4gr2VgRilmoDj2BGTpDe6j+oR11+Krt 9bAetopLt0TqtvRwhUOy4HpWamTrgwLId7nqEcejfZJyO5bxQvSnR3ha2DWgB97bFBO3 8uDteImbKclkg++R5wVYbSFk+mZCGBL9aB7QNQZ3hVUak1QWvpAj+BNSacaYYVsbmyZg 5zmw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b="EIW9//ar"; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id f7-20020ac85d07000000b00419767946aasi732803qtx.113.2023.10.12.22.34.31 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Oct 2023 22:34:31 -0700 (PDT) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b="EIW9//ar"; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 79C1D385840A for ; Fri, 13 Oct 2023 05:34:31 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mgamail.intel.com (mgamail.intel.com [192.55.52.93]) by sourceware.org (Postfix) with ESMTPS id D01E33858D1E for ; Fri, 13 Oct 2023 05:34:05 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org D01E33858D1E Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1697175245; x=1728711245; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=avK4KEiXlkTfjrMUzwUqTO1aMIP5dYUsKoElyZf/Xvw=; b=EIW9//arYvVLo3JUv+m+ZUihwK+eqqFSs/RFbM8cLAkkSANflisUcoMN 7UQw0Xl0PzXQM2nmSADgjmzSoToUzr1vpdklguTr6Ekc1KaY06xa3Ko+p /lbQmtKf6K3mqsjbGpHRhzXY/MCZnd9Lk0PkoHMqtnLuSyVbxw32hDi2c VSQn6cHZQFdBXJvKJVX28AuADQxpS6OfXZ+2Q3IwUdJChqiQkGqyyUSYF ig2to9z8lfMQYRQntygomRx7SspXQZ1+AKjqNLIP0XZpVy/MyYuCXyfL0 5cpP6y/3VaPrUBZWNEz1sz4Cq6lisILDEwwVo+7puFXQhk4iDcJ0jvHLC Q==; X-IronPort-AV: E=McAfee;i="6600,9927,10861"; a="382336962" X-IronPort-AV: E=Sophos;i="6.03,221,1694761200"; d="scan'208";a="382336962" Received: from fmsmga006.fm.intel.com ([10.253.24.20]) by fmsmga102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 12 Oct 2023 22:33:50 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10861"; a="1001802662" X-IronPort-AV: E=Sophos;i="6.03,221,1694761200"; d="scan'208";a="1001802662" Received: from shvmail02.sh.intel.com ([10.239.244.9]) by fmsmga006.fm.intel.com with ESMTP; 12 Oct 2023 22:33:49 -0700 Received: from pli-ubuntu.sh.intel.com (pli-ubuntu.sh.intel.com [10.239.159.47]) by shvmail02.sh.intel.com (Postfix) with ESMTP id 441031006F08; Fri, 13 Oct 2023 13:33:48 +0800 (CST) From: pan2.li@intel.com To: gcc-patches@gcc.gnu.org Cc: juzhe.zhong@rivai.ai, pan2.li@intel.com, yanzhang.wang@intel.com, kito.cheng@gmail.com Subject: [PATCH v1] RISC-V: Add test for FP iroundf auto vectorization Date: Fri, 13 Oct 2023 13:33:47 +0800 Message-Id: <20231013053347.1530185-1-pan2.li@intel.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 X-Spam-Status: No, score=-11.1 required=5.0 tests=BAYES_00, DKIMWL_WL_HIGH, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, KAM_SHORT, SPF_HELO_NONE, SPF_NONE, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1779617257733125348 X-GMAIL-MSGID: 1779617257733125348 From: Pan Li The below FP API are supported already by sharing the same standard name, as well as the machine mode. int iroundf (float); This patch would like to add the test cases for ensuring the correctness. gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/autovec/unop/math-iround-0.c: New test. * gcc.target/riscv/rvv/autovec/unop/math-iround-run-0.c: New test. * gcc.target/riscv/rvv/autovec/vls/math-iround-0.c: New test. Signed-off-by: Pan Li --- .../riscv/rvv/autovec/unop/math-iround-0.c | 19 ++++++ .../rvv/autovec/unop/math-iround-run-0.c | 63 +++++++++++++++++++ .../riscv/rvv/autovec/vls/math-iround-0.c | 30 +++++++++ 3 files changed, 112 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-iround-0.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-iround-run-0.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/math-iround-0.c diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-iround-0.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-iround-0.c new file mode 100644 index 00000000000..f32515d1403 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-iround-0.c @@ -0,0 +1,19 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -ftree-vectorize -fno-vect-cost-model -ffast-math -fno-schedule-insns -fno-schedule-insns2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ + +#include "test-math.h" + +/* +** test_float_int___builtin_iroundf: +** frrm\s+[atx][0-9]+ +** ... +** fsrmi\s+4 +** ... +** vsetvli\s+[atx][0-9]+,\s*zero,\s*e32,\s*m1,\s*ta,\s*ma +** vfcvt\.x\.f\.v\s+v[0-9]+,\s*v[0-9]+ +** ... +** fsrm\s+[atx][0-9]+ +** ret +*/ +TEST_UNARY_CALL_CVT (float, int, __builtin_iroundf) diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-iround-run-0.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-iround-run-0.c new file mode 100644 index 00000000000..2e05e443afe --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-iround-run-0.c @@ -0,0 +1,63 @@ +/* { dg-do run { target { riscv_v } } } */ +/* { dg-additional-options "-std=c99 -O3 -ftree-vectorize -fno-vect-cost-model -ffast-math" } */ + +#include "test-math.h" + +#define ARRAY_SIZE 128 + +float in[ARRAY_SIZE]; +int out[ARRAY_SIZE]; +int ref[ARRAY_SIZE]; + +TEST_UNARY_CALL_CVT (float, int, __builtin_iroundf) +TEST_ASSERT (int) + +TEST_INIT_CVT (float, 1.2, int, __builtin_iroundf (1.2), 1) +TEST_INIT_CVT (float, -1.2, int, __builtin_iroundf (-1.2), 2) +TEST_INIT_CVT (float, 0.5, int, __builtin_iroundf (0.5), 3) +TEST_INIT_CVT (float, -0.5, int, __builtin_iroundf (-0.5), 4) +TEST_INIT_CVT (float, 0.1, int, __builtin_iroundf (0.1), 5) +TEST_INIT_CVT (float, -0.1, int, __builtin_iroundf (-0.1), 6) +TEST_INIT_CVT (float, 3.0, int, __builtin_iroundf (3.0), 7) +TEST_INIT_CVT (float, -3.0, int, __builtin_iroundf (-3.0), 8) +TEST_INIT_CVT (float, 8388607.5, int, __builtin_iroundf (8388607.5), 9) +TEST_INIT_CVT (float, 8388609.0, int, __builtin_iroundf (8388609.0), 10) +TEST_INIT_CVT (float, -8388607.5, int, __builtin_iroundf (-8388607.5), 11) +TEST_INIT_CVT (float, -8388609.0, int, __builtin_iroundf (-8388609.0), 12) +TEST_INIT_CVT (float, 0.0, int, __builtin_iroundf (-0.0), 13) +TEST_INIT_CVT (float, -0.0, int, __builtin_iroundf (-0.0), 14) +TEST_INIT_CVT (float, 2147483520.0, int, __builtin_iroundf (2147483520.0), 15) +TEST_INIT_CVT (float, 2147483648.0, int, 0x7fffffff, 16) +TEST_INIT_CVT (float, -2147483648.0, int, __builtin_iroundf (-2147483648.0), 17) +TEST_INIT_CVT (float, -2147483904.0, int, 0x80000000, 18) +TEST_INIT_CVT (float, __builtin_inf (), int, __builtin_iroundf (__builtin_inff ()), 19) +TEST_INIT_CVT (float, -__builtin_inf (), int, __builtin_iroundf (-__builtin_inff ()), 20) +TEST_INIT_CVT (float, __builtin_nanf (""), int, 0x7fffffff, 21) + +int +main () +{ + RUN_TEST_CVT (float, int, 1, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 2, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 3, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 4, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 5, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 6, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 7, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 8, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 9, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 10, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 11, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 12, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 13, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 14, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 15, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 16, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 17, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 18, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 19, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 20, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (float, int, 21, __builtin_iroundf, in, out, ref, ARRAY_SIZE); + + return 0; +} diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/math-iround-0.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/math-iround-0.c new file mode 100644 index 00000000000..12fe7a22772 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/math-iround-0.c @@ -0,0 +1,30 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv_zvl4096b -mabi=lp64d -O3 --param=riscv-autovec-lmul=m8 -ffast-math -fdump-tree-optimized" } */ + +#include "def.h" + +DEF_OP_V_CVT (iroundf, 1, float, int, __builtin_iroundf) +DEF_OP_V_CVT (iroundf, 2, float, int, __builtin_iroundf) +DEF_OP_V_CVT (iroundf, 4, float, int, __builtin_iroundf) +DEF_OP_V_CVT (iroundf, 8, float, int, __builtin_iroundf) +DEF_OP_V_CVT (iroundf, 16, float, int, __builtin_iroundf) +DEF_OP_V_CVT (iroundf, 32, float, int, __builtin_iroundf) +DEF_OP_V_CVT (iroundf, 64, float, int, __builtin_iroundf) +DEF_OP_V_CVT (iroundf, 128, float, int, __builtin_iroundf) +DEF_OP_V_CVT (iroundf, 256, float, int, __builtin_iroundf) +DEF_OP_V_CVT (iroundf, 512, float, int, __builtin_iroundf) + +/* { dg-final { scan-assembler-not {csrr} } } */ +/* { dg-final { scan-tree-dump-not "1,1" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2,2" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4,4" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "16,16" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "32,32" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "64,64" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "128,128" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "256,256" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "512,512" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "1024,1024" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2048,2048" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4096,4096" "optimized" } } */ +/* { dg-final { scan-assembler-times {vfcvt\.x\.f\.v\s+v[0-9]+,\s*v[0-9]+} 9 } } */