From patchwork Sat Oct 7 12:00:48 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: tip-bot2 for Thomas Gleixner X-Patchwork-Id: 149564 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:a888:0:b0:403:3b70:6f57 with SMTP id x8csp885798vqo; Sat, 7 Oct 2023 05:01:45 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFikDmK+uX4FvCS2jLdkAAZLMF8G418V37ZQfpobdzjR/gQQZ7sY3w6SxiJQ4G1uZHPOZhu X-Received: by 2002:a05:6a20:548c:b0:16b:9285:69f5 with SMTP id i12-20020a056a20548c00b0016b928569f5mr4899816pzk.35.1696680104900; Sat, 07 Oct 2023 05:01:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1696680104; cv=none; d=google.com; s=arc-20160816; b=dwk3TYzFVj2U4sRR/pOIWBFRni3W90d0qBUVs9PGatF0OfYXsgpeEyahCyD5NvU9gN +4b7z+Y0ddyac4bQh6kMsTTfNS4/Upp2FD1OUXadASYm5JgKjd2AYmrrpRkW6JJ8n0JZ WopMlKRo0gb+0JS9hrk+q8Jr+WfKOHCWS6hRtleU1xDZCDDVi+RTVR9ekJt/fljUc9na oLgdlyCXtVFP/JAfA/1LpiW8RqpcQSrmv0c6i8gJy5qMkrAnFnqutsXjvzluehsKlI5r xzy6hwPsUaon1MTPBFi29sdpt3xY+QxgFieLWz6aOLjhNbEeEBsj9+A7tOWX2PSRMO8n 7GJg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:robot-unsubscribe :robot-id:message-id:mime-version:references:in-reply-to:cc:subject :to:reply-to:sender:from:dkim-signature:dkim-signature:date; bh=YYLHC9U7kPuDfxsDlF3mapnm6QhMu14KdRfEE+aGdgA=; fh=Ww/TkS6EITD6LQOZWZZEbKaTAk7lwNOgHpLvvlL0DcA=; b=f60POU4LTcrZj4UUdnDl8ObKvYyadspne9QqUIJvByi6pc9mxAoHCIMq4wc9e6WzPe 09l/1uSaDlWwasK7FNP0QiAT9SuAzdEU9sImsiLsX1Mil/nFW6ruUUsEBYftVKh4hQAf l267FwLA4SnJzYdTg8rjbnv4tcaM+dVMjNMe7lstgqfFHo03xHWxwtXKjvAMYmepnucp VUZybAazVSrcDP7EVkLR1h7aGeUyqgKAvDluPAdoDeqmkF0qh4+b9HyqixvSqpLGUOHP FtIjop35sEVDfb/DpFCLqG891a4jSVn34s4AdAFCcEWir/KV1HFS/tG0IQ62DIOn4xh0 FTRQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=w8igbKe1; dkim=neutral (no key) header.i=@linutronix.de header.s=2020e header.b="Lv6dp0l/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Received: from agentk.vger.email (agentk.vger.email. [23.128.96.32]) by mx.google.com with ESMTPS id cu7-20020a056a00448700b006901f2f2577si3430731pfb.380.2023.10.07.05.01.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 07 Oct 2023 05:01:44 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) client-ip=23.128.96.32; Authentication-Results: mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=w8igbKe1; dkim=neutral (no key) header.i=@linutronix.de header.s=2020e header.b="Lv6dp0l/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by agentk.vger.email (Postfix) with ESMTP id 2D80E8033DC2; Sat, 7 Oct 2023 05:01:41 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at agentk.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1343986AbjJGMBO (ORCPT + 18 others); Sat, 7 Oct 2023 08:01:14 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44696 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1343911AbjJGMAw (ORCPT ); Sat, 7 Oct 2023 08:00:52 -0400 Received: from galois.linutronix.de (Galois.linutronix.de [IPv6:2a0a:51c0:0:12e:550::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 63BC0B6 for ; Sat, 7 Oct 2023 05:00:50 -0700 (PDT) Date: Sat, 07 Oct 2023 12:00:48 -0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020; t=1696680049; h=from:from:sender:sender:reply-to:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=YYLHC9U7kPuDfxsDlF3mapnm6QhMu14KdRfEE+aGdgA=; b=w8igbKe1kw/SVi3G8hzZL3eY3CPh3eK7iBeLJVJQeRxoebISblPFcqMi+OJgfKsX4cDE3c ZRGvymfixgLPu3PPDgUC8be5I5U/7OC3Ke2u4E5zcR5eR27wVE32BlrioEQVr72WsGC8mG pbkBFP59hnKdsd5btKfuJXnRCMdcGftnhH/yQq1xDeJn/xiokA18J51TC4oi6Hv+wMU8eR G8qzPnexg+imMVWVNhqMHovcDF48O3mkV/l7IksleA7NVUEDmglYA/WFoA8XPg8oxe52i/ GGUKmOmvS0V4ddAc03iRau2qHbf+dSt/tCc8gdozfC0AIoIFF1rkTPpLQOUwYQ== DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020e; t=1696680049; h=from:from:sender:sender:reply-to:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=YYLHC9U7kPuDfxsDlF3mapnm6QhMu14KdRfEE+aGdgA=; b=Lv6dp0l/qgZJW+2kyi/s7n6nDF5qM8uVvHjLiH2QTMwNHvGoLhKxl2F33+kvc57mOZt7AB BqYZHbBWUDaoMfAw== From: "irqchip-bot for Lad Prabhakar" Sender: tip-bot2@linutronix.de Reply-to: linux-kernel@vger.kernel.org To: linux-kernel@vger.kernel.org Subject: [irqchip: irq/irqchip-fixes] dt-bindings: interrupt-controller: renesas,rzg2l-irqc: Document RZ/G2UL SoC Cc: Lad Prabhakar , Rob Herring , Geert Uytterhoeven , Marc Zyngier , tglx@linutronix.de In-Reply-To: <20231006121058.13890-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20231006121058.13890-1-prabhakar.mahadev-lad.rj@bp.renesas.com> MIME-Version: 1.0 Message-ID: <169668004801.3135.16099929262408472906.tip-bot2@tip-bot2> Robot-ID: Robot-Unsubscribe: Contact to get blacklisted from these emails X-Spam-Status: No, score=2.7 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, RCVD_IN_SBL_CSS,SPF_HELO_NONE,SPF_PASS autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on agentk.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (agentk.vger.email [0.0.0.0]); Sat, 07 Oct 2023 05:01:41 -0700 (PDT) X-Spam-Level: ** X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1779008088733004603 X-GMAIL-MSGID: 1779098037455929959 The following commit has been merged into the irq/irqchip-fixes branch of irqchip: Commit-ID: db712c0089bd8e9e47c286ed772d86fb187d0854 Gitweb: https://git.kernel.org/pub/scm/linux/kernel/git/maz/arm-platforms/db712c0089bd8e9e47c286ed772d86fb187d0854 Author: Lad Prabhakar AuthorDate: Fri, 06 Oct 2023 13:10:58 +01:00 Committer: Marc Zyngier CommitterDate: Sat, 07 Oct 2023 12:27:39 +01:00 dt-bindings: interrupt-controller: renesas,rzg2l-irqc: Document RZ/G2UL SoC Document RZ/G2UL (R9A07G043U) IRQC bindings. The IRQC block on RZ/G2UL SoC is almost identical to one found on the RZ/G2L SoC the only difference being it can support BUS_ERR_INT for which it has additional registers. Hence new generic compatible string "renesas,r9a07g043u-irqc" is added for RZ/G2UL SoC. Now that we have additional interrupt for RZ/G2UL and RZ/Five SoC interrupt-names property is added so that we can parse them based on names. While at it updated the example node to four spaces and added interrupt-names property. Signed-off-by: Lad Prabhakar Reviewed-by: Rob Herring Reviewed-by: Geert Uytterhoeven Signed-off-by: Marc Zyngier Link: https://lore.kernel.org/r/20231006121058.13890-1-prabhakar.mahadev-lad.rj@bp.renesas.com --- Documentation/devicetree/bindings/interrupt-controller/renesas,rzg2l-irqc.yaml | 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++------------------ 1 file changed, 170 insertions(+), 55 deletions(-) diff --git a/Documentation/devicetree/bindings/interrupt-controller/renesas,rzg2l-irqc.yaml b/Documentation/devicetree/bindings/interrupt-controller/renesas,rzg2l-irqc.yaml index ea7db36..2ef3081 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/renesas,rzg2l-irqc.yaml +++ b/Documentation/devicetree/bindings/interrupt-controller/renesas,rzg2l-irqc.yaml @@ -19,13 +19,11 @@ description: | - NMI edge select (NMI is not treated as NMI exception and supports fall edge and stand-up edge detection interrupts) -allOf: - - $ref: /schemas/interrupt-controller.yaml# - properties: compatible: items: - enum: + - renesas,r9a07g043u-irqc # RZ/G2UL - renesas,r9a07g044-irqc # RZ/G2{L,LC} - renesas,r9a07g054-irqc # RZ/V2L - const: renesas,rzg2l-irqc @@ -45,7 +43,96 @@ properties: maxItems: 1 interrupts: - maxItems: 41 + minItems: 41 + items: + - description: NMI interrupt + - description: IRQ0 interrupt + - description: IRQ1 interrupt + - description: IRQ2 interrupt + - description: IRQ3 interrupt + - description: IRQ4 interrupt + - description: IRQ5 interrupt + - description: IRQ6 interrupt + - description: IRQ7 interrupt + - description: GPIO interrupt, TINT0 + - description: GPIO interrupt, TINT1 + - description: GPIO interrupt, TINT2 + - description: GPIO interrupt, TINT3 + - description: GPIO interrupt, TINT4 + - description: GPIO interrupt, TINT5 + - description: GPIO interrupt, TINT6 + - description: GPIO interrupt, TINT7 + - description: GPIO interrupt, TINT8 + - description: GPIO interrupt, TINT9 + - description: GPIO interrupt, TINT10 + - description: GPIO interrupt, TINT11 + - description: GPIO interrupt, TINT12 + - description: GPIO interrupt, TINT13 + - description: GPIO interrupt, TINT14 + - description: GPIO interrupt, TINT15 + - description: GPIO interrupt, TINT16 + - description: GPIO interrupt, TINT17 + - description: GPIO interrupt, TINT18 + - description: GPIO interrupt, TINT19 + - description: GPIO interrupt, TINT20 + - description: GPIO interrupt, TINT21 + - description: GPIO interrupt, TINT22 + - description: GPIO interrupt, TINT23 + - description: GPIO interrupt, TINT24 + - description: GPIO interrupt, TINT25 + - description: GPIO interrupt, TINT26 + - description: GPIO interrupt, TINT27 + - description: GPIO interrupt, TINT28 + - description: GPIO interrupt, TINT29 + - description: GPIO interrupt, TINT30 + - description: GPIO interrupt, TINT31 + - description: Bus error interrupt + + interrupt-names: + minItems: 41 + items: + - const: nmi + - const: irq0 + - const: irq1 + - const: irq2 + - const: irq3 + - const: irq4 + - const: irq5 + - const: irq6 + - const: irq7 + - const: tint0 + - const: tint1 + - const: tint2 + - const: tint3 + - const: tint4 + - const: tint5 + - const: tint6 + - const: tint7 + - const: tint8 + - const: tint9 + - const: tint10 + - const: tint11 + - const: tint12 + - const: tint13 + - const: tint14 + - const: tint15 + - const: tint16 + - const: tint17 + - const: tint18 + - const: tint19 + - const: tint20 + - const: tint21 + - const: tint22 + - const: tint23 + - const: tint24 + - const: tint25 + - const: tint26 + - const: tint27 + - const: tint28 + - const: tint29 + - const: tint30 + - const: tint31 + - const: bus-err clocks: maxItems: 2 @@ -73,6 +160,23 @@ required: - power-domains - resets +allOf: + - $ref: /schemas/interrupt-controller.yaml# + + - if: + properties: + compatible: + contains: + const: renesas,r9a07g043u-irqc + then: + properties: + interrupts: + minItems: 42 + interrupt-names: + minItems: 42 + required: + - interrupt-names + unevaluatedProperties: false examples: @@ -81,55 +185,66 @@ examples: #include irqc: interrupt-controller@110a0000 { - compatible = "renesas,r9a07g044-irqc", "renesas,rzg2l-irqc"; - reg = <0x110a0000 0x10000>; - #interrupt-cells = <2>; - #address-cells = <0>; - interrupt-controller; - interrupts = , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - , - ; - clocks = <&cpg CPG_MOD R9A07G044_IA55_CLK>, - <&cpg CPG_MOD R9A07G044_IA55_PCLK>; - clock-names = "clk", "pclk"; - power-domains = <&cpg>; - resets = <&cpg R9A07G044_IA55_RESETN>; + compatible = "renesas,r9a07g044-irqc", "renesas,rzg2l-irqc"; + reg = <0x110a0000 0x10000>; + #interrupt-cells = <2>; + #address-cells = <0>; + interrupt-controller; + interrupts = , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names = "nmi", + "irq0", "irq1", "irq2", "irq3", + "irq4", "irq5", "irq6", "irq7", + "tint0", "tint1", "tint2", "tint3", + "tint4", "tint5", "tint6", "tint7", + "tint8", "tint9", "tint10", "tint11", + "tint12", "tint13", "tint14", "tint15", + "tint16", "tint17", "tint18", "tint19", + "tint20", "tint21", "tint22", "tint23", + "tint24", "tint25", "tint26", "tint27", + "tint28", "tint29", "tint30", "tint31"; + clocks = <&cpg CPG_MOD R9A07G044_IA55_CLK>, + <&cpg CPG_MOD R9A07G044_IA55_PCLK>; + clock-names = "clk", "pclk"; + power-domains = <&cpg>; + resets = <&cpg R9A07G044_IA55_RESETN>; };