From patchwork Fri Sep 29 03:44:00 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Neil Armstrong X-Patchwork-Id: 146407 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:cae8:0:b0:403:3b70:6f57 with SMTP id r8csp3759974vqu; Thu, 28 Sep 2023 20:44:38 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFF1yc0XXX5wC+V21HwbL58CXO2veet+qCv40md/EM6KIvhhzXdbcXK13UR6KbBrQxAhNnC X-Received: by 2002:a17:903:2452:b0:1c3:6e38:3943 with SMTP id l18-20020a170903245200b001c36e383943mr3592439pls.56.1695959078050; Thu, 28 Sep 2023 20:44:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1695959078; cv=none; d=google.com; s=arc-20160816; b=krMsvDpxB1+lXYrkQcbrIwOohw1A9kFr5gpy1R8O7r1Mhz2exRkIN/iM5YE0dFBnzF lRTuaryl2lzvFw9kN8sDS86YbwRodBd7e6F/TN+nWXHcpxvXN7/uShSK963uLgio7w+n 52s77uaRzUt+Wyxc6+gPGE193rKTrVDk5qD9lnZrXJkj2+fvNJ+Y8kJm5b2z7cmHN9Z+ T+2qVnhMOybv9pWknrw9lNdmGr4g7rtRjgth11DavO+iKpUMxNUHrui/FUOWxcg6zFiX xJ8qitHv02CbZojmAqCGlcRAe6Ub78jAEpyMaLns4bYanLgmPa1cCUjt4pxe0/fA8KMv QjTQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:subject:date:from :dkim-signature; bh=acVWHIoiv/nOUoM6tOLhOb3p3m5yaBtAYAFv/urNSEs=; fh=oWFE4EWiMPMTVhPZk7AhAloR9Ti1nn7DIw1cFKH52mA=; b=y7SirZWbZjQHn/M5O9AnTh8uiE+3Un97Euk+CL7kk/yOV94Vq4MLDk4lXjcGeZ2BK4 DJoRDQKP2E94M1jewKlJAeIQnFVJ6ewlConGM+jeQS0TWDIQ6ZiScJag4Sb2HVBI4QEx QOyIduKZYy9yY7z1/NMxJZcaGU71vaZ+fgpdAC9iIhdcRVXxjbzhfEChDl40wNg6ir3z Mg5IAtKeMj05vBpa0uWOpLHNPjzOfJzbLp/XHRlGOePlPsrvKPMomjHahoKjFnI9PadT UrjcfYB//N/IbMvKqXKfCj7K8bppPZjvzDXjwVU9AKqw51bMWG8YYZYiJp6okHvi8Mxj ARRw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=mMIqMjU1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.33 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from lipwig.vger.email (lipwig.vger.email. [23.128.96.33]) by mx.google.com with ESMTPS id f1-20020a170902ce8100b001c3fcfb8000si20267122plg.506.2023.09.28.20.44.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Sep 2023 20:44:38 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.33 as permitted sender) client-ip=23.128.96.33; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=mMIqMjU1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.33 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by lipwig.vger.email (Postfix) with ESMTP id 183148380FF4; Thu, 28 Sep 2023 20:44:35 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at lipwig.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232613AbjI2DoR (ORCPT + 20 others); Thu, 28 Sep 2023 23:44:17 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45424 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232340AbjI2DoL (ORCPT ); Thu, 28 Sep 2023 23:44:11 -0400 Received: from mail-wr1-x42d.google.com (mail-wr1-x42d.google.com [IPv6:2a00:1450:4864:20::42d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BB5E71A4 for ; Thu, 28 Sep 2023 20:44:08 -0700 (PDT) Received: by mail-wr1-x42d.google.com with SMTP id ffacd0b85a97d-32483535e51so1559681f8f.0 for ; Thu, 28 Sep 2023 20:44:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1695959047; x=1696563847; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=acVWHIoiv/nOUoM6tOLhOb3p3m5yaBtAYAFv/urNSEs=; b=mMIqMjU1z8MTfzpJQKHgqkLfFWSEPEodLrF1NNpMTkppRoBbu4/5P7U2Vj7zwXtASM ykL16hQMkTfMG5dYoF1IwhdcASOqETtqZzNdcanjO7gXdYH3KL1elsbOmzCNIyrJEXWR 38Zet7xf5mZ0nr5+i6GvZ24r8b5wF4um5w2ZJD/kQ8dmBqv9OiaOd2ZmMEOphUhvEM4x QYnzjq2vLhp7/JjwA1w1OXoBcR/BZDi627NF0G7MZGDD32P/Ee5roGGuoZE0kIH+4D88 BoGPaUFiNJmw60sw9IOJQC1/ZGtL3HWM2KHvUgHjZ8gYEjSJVXOGDFZ98YlmpsBotHhz qRSw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1695959047; x=1696563847; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=acVWHIoiv/nOUoM6tOLhOb3p3m5yaBtAYAFv/urNSEs=; b=wACkR2YINduyVMDqKGZ1QIpWPyjt1GTTZKjWxiEPLwqHujk2PPYvXi3fNuYH/gcZxQ I1Mkvsuc++mzPMmOFMVuOMirFKwCNtv/vioGqT74L+DAZm7Ni8+NTxtKoUC8SarsFwAr hudjUWnFj8f5jVvp/N5H9D0g+djT5QpQ2wk6Ibk1X5GL5uVqVrkjDm73JJLA4+Lsf2rp z/F7GV9FAvKfWY8WzDHCd82RbVqQnIXHaNH6Fm0L6j026wU84hLHYSP4pwgOY1js8bcU 8HRiDjyNQZ4Zx8r/YUzlzYNWRU1WYoZ0CoE9USW5By5wIwi34bkD1DW937M6yPulSirm dTGA== X-Gm-Message-State: AOJu0Yxt7N/w2AG5C4TWo0WSF2gu/xiq0Dprc5rMTjdDiXm5M1CnIoEn 9Wf6N79VvD1gRKTP9F179mh1JA== X-Received: by 2002:a5d:6391:0:b0:313:f4e2:901d with SMTP id p17-20020a5d6391000000b00313f4e2901dmr2558635wru.22.1695959047138; Thu, 28 Sep 2023 20:44:07 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:52eb:f6ff:feb3:451a]) by smtp.gmail.com with ESMTPSA id c10-20020a5d4f0a000000b0031f3ad17b2csm20645177wru.52.2023.09.28.20.44.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Sep 2023 20:44:06 -0700 (PDT) From: Neil Armstrong Date: Fri, 29 Sep 2023 05:44:00 +0200 Subject: [PATCH v5 1/2] irqchip/qcom-pdc: Add support for v3.2 HW MIME-Version: 1.0 Message-Id: <20230929-topic-sm8x50-upstream-pdc-ver-v5-1-800111572104@linaro.org> References: <20230929-topic-sm8x50-upstream-pdc-ver-v5-0-800111572104@linaro.org> In-Reply-To: <20230929-topic-sm8x50-upstream-pdc-ver-v5-0-800111572104@linaro.org> To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Thomas Gleixner , Marc Zyngier Cc: "Maulik Shah (mkshah)" , linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong , Dmitry Baryshkov X-Mailer: b4 0.12.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=4795; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=6orSRP0NJTZLQP1EFMD8qpi/uGQjJ1PT/4dWzZv/274=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBlFkgEM23mKD7GVUZMrhmFIMBFXUVV2ivFJ6gTTTsF +QMNTo+JAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZRZIBAAKCRB33NvayMhJ0ZkEEA CAPhgNPTi4z29rCKsy0U3EMHRGmyn9VeZnGTpkNZNNA5Uu/nfHlJLYDenrXZ0P7oMTuwWJ8DbMTMO4 UqVOut8+GpnWBlWrITpMebrU3rwWApFrf2AR/nO95FQqX9otdLwdTwI7EWEG1yQpt9A6Jk3EqC/gtc aa2tYKv22jxx+vORRp/A+hl9v61b3eSMuLrnFKPgGw8HDHXOlJvbU3K8hb0LpVr7Zs1dQiPC5LZe+7 LG0WTsJsuQtY1yteH/AoQiQFheX2ZWlSfeMbW8iU/cHUQgxk6Q8A0Tvz3HEvqnq+5Hosb6tNV1t0Zs IVDesPX+xELVmM11okNRhc/H+Zb81v5kzuAJhO7OYFjM0uFkuqckFDudqn7EbpN8bOpQkZy8L7L+cR gEzHvKyixkNRKPGxCgfVeWuZfW2nmC6pXNChv+BU2VfpvWLeINJtfiiRd1uxmkhLiQQKqYGAyj5zJR NNAcUswz8qU3C6/wtEkWjn7xFJmdoO9O3ANmxc0bj001uaeLm81hos0upNY7KEmXNI3bIHKIr3tajZ Ux7li/fXf1312HvR78GUOnIbLwCZkP8pC0u73aAgAdASxvRgNhZen82Gu3HLQCe8smZR0ou/bd3ZfQ HVMBfrQnc6XcARA6/1n3UM9kh0atBbGfCxFRpqJeCo9Onfj8pnsjwK/M6Yiw== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lipwig.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (lipwig.vger.email [0.0.0.0]); Thu, 28 Sep 2023 20:44:35 -0700 (PDT) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1778341986223875692 X-GMAIL-MSGID: 1778341986223875692 Starting from HW version 3.2 the IRQ_ENABLE bit has moved to the IRQ_i_CFG register and requires a change of the driver to avoid writing into an undefined register address. Get the HW version from registers and set the IRQ_ENABLE bit to the correct register depending on the HW version. Reviewed-by: Maulik Shah Acked-by: Konrad Dybcio Signed-off-by: Neil Armstrong Signed-off-by: Dmitry Baryshkov --- drivers/irqchip/qcom-pdc.c | 69 ++++++++++++++++++++++++++++++++++------------ 1 file changed, 51 insertions(+), 18 deletions(-) diff --git a/drivers/irqchip/qcom-pdc.c b/drivers/irqchip/qcom-pdc.c index a32c0d28d038..74b2f124116e 100644 --- a/drivers/irqchip/qcom-pdc.c +++ b/drivers/irqchip/qcom-pdc.c @@ -22,9 +22,20 @@ #define PDC_MAX_GPIO_IRQS 256 +/* Valid only on HW version < 3.2 */ #define IRQ_ENABLE_BANK 0x10 #define IRQ_i_CFG 0x110 +/* Valid only on HW version >= 3.2 */ +#define IRQ_i_CFG_IRQ_ENABLE 3 + +#define IRQ_i_CFG_TYPE_MASK GENMASK(2, 0) + +#define PDC_VERSION_REG 0x1000 + +/* Notable PDC versions */ +#define PDC_VERSION_3_2 0x30200 + struct pdc_pin_region { u32 pin_base; u32 parent_base; @@ -37,6 +48,7 @@ static DEFINE_RAW_SPINLOCK(pdc_lock); static void __iomem *pdc_base; static struct pdc_pin_region *pdc_region; static int pdc_region_cnt; +static unsigned int pdc_version; static void pdc_reg_write(int reg, u32 i, u32 val) { @@ -48,20 +60,32 @@ static u32 pdc_reg_read(int reg, u32 i) return readl_relaxed(pdc_base + reg + i * sizeof(u32)); } -static void pdc_enable_intr(struct irq_data *d, bool on) +static void __pdc_enable_intr(int pin_out, bool on) { - int pin_out = d->hwirq; unsigned long enable; - unsigned long flags; - u32 index, mask; - index = pin_out / 32; - mask = pin_out % 32; + if (pdc_version < PDC_VERSION_3_2) { + u32 index, mask; + + index = pin_out / 32; + mask = pin_out % 32; + + enable = pdc_reg_read(IRQ_ENABLE_BANK, index); + __assign_bit(mask, &enable, on); + pdc_reg_write(IRQ_ENABLE_BANK, index, enable); + } else { + enable = pdc_reg_read(IRQ_i_CFG, pin_out); + __assign_bit(IRQ_i_CFG_IRQ_ENABLE, &enable, on); + pdc_reg_write(IRQ_i_CFG, pin_out, enable); + } +} + +static void pdc_enable_intr(struct irq_data *d, bool on) +{ + unsigned long flags; raw_spin_lock_irqsave(&pdc_lock, flags); - enable = pdc_reg_read(IRQ_ENABLE_BANK, index); - __assign_bit(mask, &enable, on); - pdc_reg_write(IRQ_ENABLE_BANK, index, enable); + __pdc_enable_intr(d->hwirq, on); raw_spin_unlock_irqrestore(&pdc_lock, flags); } @@ -142,6 +166,7 @@ static int qcom_pdc_gic_set_type(struct irq_data *d, unsigned int type) } old_pdc_type = pdc_reg_read(IRQ_i_CFG, d->hwirq); + pdc_type |= (old_pdc_type & ~IRQ_i_CFG_TYPE_MASK); pdc_reg_write(IRQ_i_CFG, d->hwirq, pdc_type); ret = irq_chip_set_type_parent(d, type); @@ -246,7 +271,6 @@ static const struct irq_domain_ops qcom_pdc_ops = { static int pdc_setup_pin_mapping(struct device_node *np) { int ret, n, i; - u32 irq_index, reg_index, val; n = of_property_count_elems_of_size(np, "qcom,pdc-ranges", sizeof(u32)); if (n <= 0 || n % 3) @@ -276,29 +300,38 @@ static int pdc_setup_pin_mapping(struct device_node *np) if (ret) return ret; - for (i = 0; i < pdc_region[n].cnt; i++) { - reg_index = (i + pdc_region[n].pin_base) >> 5; - irq_index = (i + pdc_region[n].pin_base) & 0x1f; - val = pdc_reg_read(IRQ_ENABLE_BANK, reg_index); - val &= ~BIT(irq_index); - pdc_reg_write(IRQ_ENABLE_BANK, reg_index, val); - } + for (i = 0; i < pdc_region[n].cnt; i++) + __pdc_enable_intr(i + pdc_region[n].pin_base, 0); } return 0; } +#define QCOM_PDC_SIZE 0x30000 + static int qcom_pdc_init(struct device_node *node, struct device_node *parent) { struct irq_domain *parent_domain, *pdc_domain; + resource_size_t res_size; + struct resource res; int ret; - pdc_base = of_iomap(node, 0); + /* compat with old sm8150 DT which had very small region for PDC */ + if (of_address_to_resource(node, 0, &res)) + return -EINVAL; + + res_size = max_t(resource_size_t, resource_size(&res), QCOM_PDC_SIZE); + if (res_size > resource_size(&res)) + pr_warn("%pOF: invalid reg size, please fix DT\n", node); + + pdc_base = ioremap(res.start, res_size); if (!pdc_base) { pr_err("%pOF: unable to map PDC registers\n", node); return -ENXIO; } + pdc_version = pdc_reg_read(PDC_VERSION_REG, 0); + parent_domain = irq_find_host(parent); if (!parent_domain) { pr_err("%pOF: unable to find PDC's parent domain\n", node); From patchwork Fri Sep 29 03:44:01 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Neil Armstrong X-Patchwork-Id: 146409 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:cae8:0:b0:403:3b70:6f57 with SMTP id r8csp3764112vqu; Thu, 28 Sep 2023 20:58:29 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFwGb2uUwtgohHSZJkuQLG4DteNeBYTU9HWBrIjuJQAa31gdI7UwtUeu2c08u0sKaGxIYh5 X-Received: by 2002:a05:620a:f0c:b0:76c:ea3f:9010 with SMTP id v12-20020a05620a0f0c00b0076cea3f9010mr3252455qkl.16.1695959909350; Thu, 28 Sep 2023 20:58:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1695959909; cv=none; d=google.com; s=arc-20160816; b=nIR/JGyoCdjp50z7wlTWJc8IwXHKssz/aTtKMVNEDaUwQ6K3sSPV6KyVhSl6VMs3Lz Cg0xYjZhzGGAvMrd0iYwjMm571wMURll1YeTqGpiBLLoPuqNojoBvVLAyuNDSG9Uubvc 0xvmjx7LML6AdvP398NWVzJ19WP7Ic1eLtGHArni24lp6oZBM8vdrEQ7tIDPuYX8bO1P NdHRFNK6zymjc5rr8zVr1a3ew2t4/tRu3ibnDDGg00XzAriBTsRcI4rTozJ7JXY11dpv nP02hvH8n+rNfd37EX2olK3Qn5xv8Z+y/Nx50EeDCxhsSTReK+94++7VqGuk1owwv4J2 DXsA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:subject:date:from :dkim-signature; bh=0simBD6rQLXMPt0Y2N8ykn3CDbCGOnXOOhhxwHhlQgQ=; fh=oWFE4EWiMPMTVhPZk7AhAloR9Ti1nn7DIw1cFKH52mA=; b=O4urCOWuOzCYp5t2NxwzJfK1PLbpQviQqafl19vf+/srYnWS+8+AYzHJnda2h6heSF dG9kyCmvfCaJ8lHPWbR8TvpGQooJFgGQ6zDU2+Dm/JQKT5a85ZPIbLie+4G57+XJOkzZ fFSaW9eue/8gD1IMsTgLniBurvEs9zJJmJQKE0cj6Ybl/5RltA7L3huxn44nJBtcSGf/ vy/C710yl/WKocXiB56ueUrSfLCdCAjfSR/NrbpSVY/fYu9bg4O30w9lgtZZCMsLWIlQ qcHvWFuGzK9LcC71HAWJ56uDOjVdQRBrF0qj1kg29r/Pui4V9JHHndApRpXJtN2RWiWe qKHQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=vlmuy9Of; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:2 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from agentk.vger.email (agentk.vger.email. [2620:137:e000::3:2]) by mx.google.com with ESMTPS id m9-20020a654389000000b005774d2f4ab5si19467815pgp.807.2023.09.28.20.58.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Sep 2023 20:58:29 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:2 as permitted sender) client-ip=2620:137:e000::3:2; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=vlmuy9Of; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:2 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by agentk.vger.email (Postfix) with ESMTP id C222B8260AC6; Thu, 28 Sep 2023 20:44:41 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at agentk.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232675AbjI2DoW (ORCPT + 20 others); Thu, 28 Sep 2023 23:44:22 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45440 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232178AbjI2DoL (ORCPT ); Thu, 28 Sep 2023 23:44:11 -0400 Received: from mail-wr1-x430.google.com (mail-wr1-x430.google.com [IPv6:2a00:1450:4864:20::430]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BBC4A19C for ; Thu, 28 Sep 2023 20:44:09 -0700 (PDT) Received: by mail-wr1-x430.google.com with SMTP id ffacd0b85a97d-32336a30d18so5648891f8f.2 for ; Thu, 28 Sep 2023 20:44:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1695959048; x=1696563848; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=0simBD6rQLXMPt0Y2N8ykn3CDbCGOnXOOhhxwHhlQgQ=; b=vlmuy9OfsPkqRf0juU4qYOjCb503nz/vO0igEUQ6SL+oPoWXvOpJmZ7Ee2wJLCnPP4 dyfSgNSG/01Jlu+px0P0xHFepjgPOws0RFfDgLlzPtA0iXHmogTnkW4QisGzqUsQ1jG7 pIfCedgZ23tvLsDwsGGj/47uaVV5tjayj6UqRXSYOwFIn2hwdvORoU/k7vOrnf+zTwfJ aG3NtLd/VwsX9Nm76CRi87qgz5g398J5UBv/zFHYVkU0FCv9BojXf4GaMhyBvITFz4SB 77mYQfxuFjJftB7IOW6yGeCzc1o+AEIrM3IS//il5t2tQScKgVBwrQVKYdCsPfS721ko 9/rg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1695959048; x=1696563848; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=0simBD6rQLXMPt0Y2N8ykn3CDbCGOnXOOhhxwHhlQgQ=; b=Sn8J2fGq+3ycMPsDFT9XGh0O3y0tiKIoW5bkyoOX66iAI9CvqxFBm8nxJCS28esFu2 AzcIJwO0O8A38rcmiNn32t9pbpVgs5s7vA7BJuOxwl87A2cencaGJxz4l003l3QOe+zr QJ/5VsVcpTF7W4SjxToZjtg1xve1jr8SfrLi7zZgJvh/3MYfceNFHTwD9hfQOr6e8I4U hO2POzFJQdSkakH2OQ8uY884PiXP5Zvi/R5UekyGji4ZTmzrm6pDR2T8d7nfl9ulYMB2 ufoeiDt9D9SFer9hB19tpB5pl1h4YwAZW/pE4ipTYYkQ4HvgtmVNPslzARxKLtFn8q7L L5sA== X-Gm-Message-State: AOJu0Yzv3TSQLUmQi1gDqYtnZqMTMaNPIluvl7AtWMT2/LOPX7p68u/U 1CwVOCdWfyKGcqnbJqxV9dnVaw== X-Received: by 2002:a5d:4682:0:b0:31f:e80a:33aa with SMTP id u2-20020a5d4682000000b0031fe80a33aamr2597930wrq.27.1695959048003; Thu, 28 Sep 2023 20:44:08 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:52eb:f6ff:feb3:451a]) by smtp.gmail.com with ESMTPSA id c10-20020a5d4f0a000000b0031f3ad17b2csm20645177wru.52.2023.09.28.20.44.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Sep 2023 20:44:07 -0700 (PDT) From: neil.armstrong@linaro.org Date: Fri, 29 Sep 2023 05:44:01 +0200 Subject: [PATCH v5 2/2] arm64: dts: qcom: sm8150: extend the size of the PDC resource MIME-Version: 1.0 Message-Id: <20230929-topic-sm8x50-upstream-pdc-ver-v5-2-800111572104@linaro.org> References: <20230929-topic-sm8x50-upstream-pdc-ver-v5-0-800111572104@linaro.org> In-Reply-To: <20230929-topic-sm8x50-upstream-pdc-ver-v5-0-800111572104@linaro.org> To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Thomas Gleixner , Marc Zyngier Cc: "Maulik Shah (mkshah)" , linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong , Dmitry Baryshkov X-Mailer: b4 0.12.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=1064; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=sP+r4e04X8jecgSE+GdyYs6YDv2q2USTYBLqb/XeWBc=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBlFkgE6Hat4o6gljT/wwjabnHx41yjh0M4fp+eFEZV R9Llmj+JAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZRZIBAAKCRB33NvayMhJ0QirEA Cd7dhmXO7B5MbxvUn1DThRdtFTqIQfglZ/bsMPwx0O2uHdI35FikKiKDwtVLUavDjNi1uyflj/2IOX hXhJyUK8LV73Ar8G+bS4706y/f1l1LRKgIlJwlNkjsP6/tEBF4/MCXA6C4DeZva3JRuI7Ei5T4YwaA IMNOXL924ahXGMxPSNEy/Juok/EIwo6StODJV62Or9CGxNe563AtBV3fTPGwwWGqdQvmCO2DtSgtl6 qmJWIPmbjy3ZP202NJfndcgFG4NeMlYwNd9lNqQQIumbjWo7dOChFQCnVEqNIpmCrUhx1OdPvrljtG 4LjywL2ZjXgsU+HQDKzjpUflWMn0ks3xtUqrBeUSjJT/EHc2OvjlZlSL8pcAmsHVXcjUsY0Atbaw/d 8l4qgo8RtVXXjp3ZSu9wqZOTYDukT5sFq38EA1Vy5hKuGWhAWSsu+mnMwnoWCpgwAKKUqfqBJVJhoj QFo0kUCXw6ry1MEoWO/khc+CWBCHRFga3cwXoN9fAD1MBDzuNKDRGpDxqvckcw1j1su7+dOyms++VE 3VMCbWqyPaJ+ZNc2slQrU3YhooRpXvfo/ZuICwyAnxv0JC4n5dXU6pOixqGBwSJm3digwGT7ViRThu qbOK1/ZWpMUIP/eU23Ps7TgsPrrMopMIZkv1BU/Maasrz1OrYuIkn0dgnR5A== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on agentk.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (agentk.vger.email [0.0.0.0]); Thu, 28 Sep 2023 20:44:41 -0700 (PDT) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1778342857865375139 X-GMAIL-MSGID: 1778342857865375139 From: Dmitry Baryshkov Follow the example of other platforms and extend the PDC resource region to 0x30000, so that the PDC driver can read the PDC_VERSION register. Fixes: 397ad94668c1 ("arm64: dts: qcom: sm8150: Add pdc interrupt controller node") Reviewed-by: Konrad Dybcio Signed-off-by: Dmitry Baryshkov Signed-off-by: Neil Armstrong --- arch/arm64/boot/dts/qcom/sm8150.dtsi | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/qcom/sm8150.dtsi b/arch/arm64/boot/dts/qcom/sm8150.dtsi index a7c3020a5de4..06c53000bb74 100644 --- a/arch/arm64/boot/dts/qcom/sm8150.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8150.dtsi @@ -3958,7 +3958,7 @@ dispcc: clock-controller@af00000 { pdc: interrupt-controller@b220000 { compatible = "qcom,sm8150-pdc", "qcom,pdc"; - reg = <0 0x0b220000 0 0x400>; + reg = <0 0x0b220000 0 0x30000>; qcom,pdc-ranges = <0 480 94>, <94 609 31>, <125 63 1>; #interrupt-cells = <2>;