From patchwork Tue Sep 19 09:21:34 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "juzhe.zhong@rivai.ai" X-Patchwork-Id: 141775 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:612c:172:b0:3f2:4152:657d with SMTP id h50csp3241108vqi; Tue, 19 Sep 2023 02:23:10 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHKodEUB+zVACe7Qj8wo8ZCXeqDMm99T/HH7otzWGSA9MNhA/MJ0KXMopQVAihMwj7Vxy5k X-Received: by 2002:a17:907:2c4d:b0:9ad:ece6:eeb with SMTP id hf13-20020a1709072c4d00b009adece60eebmr6730765ejc.32.1695115390493; Tue, 19 Sep 2023 02:23:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1695115390; cv=none; d=google.com; s=arc-20160816; b=ddSEuG68NK+WPjZ/XsvUnMwB4u/kS+ehd6/NFVyTR4+oX+jwvruIUUAp77hi9BOsoZ E3YeoD+Gqxft3n0lVxIhlHqdMWnftVGCrDkVycI8WxQWtQNqtNWunMh+SPlDVl09UWbg uhNx2XX6rWi84MJwpEKwPMd25re1AYc2BIGZNgbM0J/ioYsSqUuXR8l5OC2D+iGPRfmU MXe99ajNY01wMoh3qGi47gtOI9eaV5VH9mQTJ/XHHzY+Owm4qUGEzTPKjZVgSuGVBKYi aRJv1JgNdQrqdMQR9kwN6mblurkbKbZ7xThHLa7bBtGcU26DwmOLamxkqTX11U6IXHgq ATgw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:feedback-id :content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dmarc-filter:delivered-to; bh=i9/+q+EBpLQfhAgbXylqm8Ng+Qriyv5Zcx6YuZ0UAfA=; fh=12MRPJmZ1mgDpHqWoogMKqnaGRGM2b7lcuJroqfjJiw=; b=vy+Obfts51E+UGL1cY+2PoMl0T8GzD5ccF1Ok9vkL57be0+osCnKPdzNRtprKJCrOS hDz/59lVY6056cCHJzbpX8N7ftXw59qD7PPYKxTrgLt4B1sjaerLgmCtw6pQ65LM8bW7 oOLWw9gsTY/0DgdjTSrmUWrEBwXEn8BC0OL1/pei5RB0Z28eh660xzsSiV5/k9Ay6Ij9 DkXiMGn1UpvlbXJqcyGyQwikgWYLG31a+MZd94X0w5ykQOvVbm2P3cG8rPuZvBV9UTWW iK60+gOXerLYjhpORzMxy4gBZOlfZ01KXIgd1Cazw5DOmybsgq8QK5YTTMtMAv+3t7pC c+sg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from server2.sourceware.org (ip-8-43-85-97.sourceware.org. [8.43.85.97]) by mx.google.com with ESMTPS id lc20-20020a170906dff400b009a0f9f9d779si9918492ejc.436.2023.09.19.02.23.09 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 19 Sep 2023 02:23:10 -0700 (PDT) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) client-ip=8.43.85.97; Authentication-Results: mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id D11273856DE7 for ; Tue, 19 Sep 2023 09:22:59 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from smtpbguseast2.qq.com (smtpbguseast2.qq.com [54.204.34.130]) by sourceware.org (Postfix) with ESMTPS id 07CD4385840D for ; Tue, 19 Sep 2023 09:21:42 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 07CD4385840D Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=rivai.ai Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=rivai.ai X-QQ-mid: bizesmtp62t1695115297tao8lag8 Received: from rios-cad121.hadoop.rioslab.org ( [58.60.1.9]) by bizesmtp.qq.com (ESMTP) with id ; Tue, 19 Sep 2023 17:21:35 +0800 (CST) X-QQ-SSF: 01400000000000G0V000000A0000000 X-QQ-FEAT: CR3LFp2JE4lqtERru/370zo9PfbRb3PycOR6zXDZbs8MWglxpnMyVoSgHGSvL Nqt7K3hWYfIV/uRykSp0EIFYcVLkA1z6cD+GJ1KanUU9HDQ6H/hrCh3V6x3fceRhyHkosuz fMFlvHkZEZoCmTCATKurW0+nvuGM+pmNPQlNqoRC+Oy2Qa1G/0/4D6XtFJb6CX+qm9DJK/7 dZghbR9Awm8WMI/LTp1VedwSCo+FxG3USqCZ57O5tzWvxbXfukRUG+yLmQEQnvNQ31MUZ3E Tl94nwbkeBrZi9mc16dKamNfBxUNu72LdUxWj9xLMgH6jZPZ1p0XmSYjRRJkU651Fl81Ilt uMwwzsZOnuz6TO9mzSoHVEVplu6+9wFceO4AyfhrkV4SBjih154EsvbMtxXgm2uy0Xe7+/V 1N+WGoAaewdz4VYqCDmdLg== X-QQ-GoodBg: 2 X-BIZMAIL-ID: 10173659358607754305 From: Juzhe-Zhong To: gcc-patches@gcc.gnu.org Cc: kito.cheng@gmail.com, kito.cheng@sifive.com, jeffreyalaw@gmail.com, rdapp.gcc@gmail.com, Juzhe-Zhong Subject: [Committed] RISC-V: Support VLS floating-point FMA/FNMA/FMS auto-vectorization Date: Tue, 19 Sep 2023 17:21:34 +0800 Message-Id: <20230919092134.2722883-1-juzhe.zhong@rivai.ai> X-Mailer: git-send-email 2.36.3 MIME-Version: 1.0 X-QQ-SENDSIZE: 520 Feedback-ID: bizesmtp:rivai.ai:qybglogicsvrgz:qybglogicsvrgz7a-one-0 X-Spam-Status: No, score=-11.7 required=5.0 tests=BAYES_00, GIT_PATCH_0, KAM_ASCII_DIVIDERS, KAM_DMARC_STATUS, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H3, RCVD_IN_MSPIKE_WL, SPF_HELO_PASS, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1777457315705928749 X-GMAIL-MSGID: 1777457315705928749 Support VLS floating-point FMA/FNMA/FMS patterns. Regression no difference after this patch, Committed. gcc/ChangeLog: * config/riscv/autovec.md: Extend VLS floating-point modes. * config/riscv/vector.md: Ditto. gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/autovec/vls/def.h: Add FMS tests. * gcc.target/riscv/rvv/autovec/vls/fma-5.c: New test. * gcc.target/riscv/rvv/autovec/vls/fma-6.c: New test. * gcc.target/riscv/rvv/autovec/vls/fma-7.c: New test. * gcc.target/riscv/rvv/autovec/vls/fms-1.c: New test. * gcc.target/riscv/rvv/autovec/vls/fms-2.c: New test. * gcc.target/riscv/rvv/autovec/vls/fms-3.c: New test. * gcc.target/riscv/rvv/autovec/vls/fnma-5.c: New test. * gcc.target/riscv/rvv/autovec/vls/fnma-6.c: New test. * gcc.target/riscv/rvv/autovec/vls/fnma-7.c: New test. --- gcc/config/riscv/autovec.md | 50 ++-- gcc/config/riscv/vector.md | 222 +++++++++--------- .../gcc.target/riscv/rvv/autovec/vls/def.h | 9 + .../gcc.target/riscv/rvv/autovec/vls/fma-5.c | 31 +++ .../gcc.target/riscv/rvv/autovec/vls/fma-6.c | 30 +++ .../gcc.target/riscv/rvv/autovec/vls/fma-7.c | 29 +++ .../gcc.target/riscv/rvv/autovec/vls/fms-1.c | 31 +++ .../gcc.target/riscv/rvv/autovec/vls/fms-2.c | 30 +++ .../gcc.target/riscv/rvv/autovec/vls/fms-3.c | 29 +++ .../gcc.target/riscv/rvv/autovec/vls/fnma-5.c | 31 +++ .../gcc.target/riscv/rvv/autovec/vls/fnma-6.c | 30 +++ .../gcc.target/riscv/rvv/autovec/vls/fnma-7.c | 29 +++ 12 files changed, 415 insertions(+), 136 deletions(-) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fma-5.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fma-6.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fma-7.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fms-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fms-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fms-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fnma-5.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fnma-6.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fnma-7.c diff --git a/gcc/config/riscv/autovec.md b/gcc/config/riscv/autovec.md index 1aadb6eea1f..769ef6daa36 100644 --- a/gcc/config/riscv/autovec.md +++ b/gcc/config/riscv/autovec.md @@ -1135,12 +1135,12 @@ ;; ------------------------------------------------------------------------- (define_insn_and_split "fma4" - [(set (match_operand:VF 0 "register_operand") - (plus:VF - (mult:VF - (match_operand:VF 1 "register_operand") - (match_operand:VF 2 "register_operand")) - (match_operand:VF 3 "register_operand")))] + [(set (match_operand:V_VLSF 0 "register_operand") + (plus:V_VLSF + (mult:V_VLSF + (match_operand:V_VLSF 1 "register_operand") + (match_operand:V_VLSF 2 "register_operand")) + (match_operand:V_VLSF 3 "register_operand")))] "TARGET_VECTOR && can_create_pseudo_p ()" "#" "&& 1" @@ -1163,12 +1163,12 @@ ;; ------------------------------------------------------------------------- (define_insn_and_split "fnma4" - [(set (match_operand:VF 0 "register_operand") - (minus:VF - (match_operand:VF 3 "register_operand") - (mult:VF - (match_operand:VF 1 "register_operand") - (match_operand:VF 2 "register_operand"))))] + [(set (match_operand:V_VLSF 0 "register_operand") + (minus:V_VLSF + (match_operand:V_VLSF 3 "register_operand") + (mult:V_VLSF + (match_operand:V_VLSF 1 "register_operand") + (match_operand:V_VLSF 2 "register_operand"))))] "TARGET_VECTOR && can_create_pseudo_p ()" "#" "&& 1" @@ -1191,12 +1191,12 @@ ;; ------------------------------------------------------------------------- (define_insn_and_split "fms4" - [(set (match_operand:VF 0 "register_operand") - (minus:VF - (mult:VF - (match_operand:VF 1 "register_operand") - (match_operand:VF 2 "register_operand")) - (match_operand:VF 3 "register_operand")))] + [(set (match_operand:V_VLSF 0 "register_operand") + (minus:V_VLSF + (mult:V_VLSF + (match_operand:V_VLSF 1 "register_operand") + (match_operand:V_VLSF 2 "register_operand")) + (match_operand:V_VLSF 3 "register_operand")))] "TARGET_VECTOR && can_create_pseudo_p ()" "#" "&& 1" @@ -1219,13 +1219,13 @@ ;; ------------------------------------------------------------------------- (define_insn_and_split "fnms4" - [(set (match_operand:VF 0 "register_operand") - (minus:VF - (neg:VF - (mult:VF - (match_operand:VF 1 "register_operand") - (match_operand:VF 2 "register_operand"))) - (match_operand:VF 3 "register_operand")))] + [(set (match_operand:V_VLSF 0 "register_operand") + (minus:V_VLSF + (neg:V_VLSF + (mult:V_VLSF + (match_operand:V_VLSF 1 "register_operand") + (match_operand:V_VLSF 2 "register_operand"))) + (match_operand:V_VLSF 3 "register_operand")))] "TARGET_VECTOR && can_create_pseudo_p ()" "#" "&& 1" diff --git a/gcc/config/riscv/vector.md b/gcc/config/riscv/vector.md index c5a1c9061c4..f7f37da692a 100644 --- a/gcc/config/riscv/vector.md +++ b/gcc/config/riscv/vector.md @@ -6296,8 +6296,8 @@ ;; ------------------------------------------------------------------------------- (define_expand "@pred_mul_" - [(set (match_operand:VF 0 "register_operand") - (if_then_else:VF + [(set (match_operand:V_VLSF 0 "register_operand") + (if_then_else:V_VLSF (unspec: [(match_operand: 1 "vector_mask_operand") (match_operand 6 "vector_length_operand") @@ -6308,20 +6308,20 @@ (reg:SI VL_REGNUM) (reg:SI VTYPE_REGNUM) (reg:SI FRM_REGNUM)] UNSPEC_VPREDICATE) - (plus_minus:VF - (mult:VF - (match_operand:VF 2 "register_operand") - (match_operand:VF 3 "register_operand")) - (match_operand:VF 4 "register_operand")) - (match_operand:VF 5 "vector_merge_operand")))] + (plus_minus:V_VLSF + (mult:V_VLSF + (match_operand:V_VLSF 2 "register_operand") + (match_operand:V_VLSF 3 "register_operand")) + (match_operand:V_VLSF 4 "register_operand")) + (match_operand:V_VLSF 5 "vector_merge_operand")))] "TARGET_VECTOR" { riscv_vector::prepare_ternary_operands (operands); }) (define_insn "*pred_mul__undef" - [(set (match_operand:VF 0 "register_operand" "=vd,vd,?&vd, vr, vr,?&vr") - (if_then_else:VF + [(set (match_operand:V_VLSF 0 "register_operand" "=vd,vd,?&vd, vr, vr,?&vr") + (if_then_else:V_VLSF (unspec: [(match_operand: 1 "vector_mask_operand" " vm,vm, vm,Wc1,Wc1, Wc1") (match_operand 6 "vector_length_operand" " rK,rK, rK, rK, rK, rK") @@ -6332,12 +6332,12 @@ (reg:SI VL_REGNUM) (reg:SI VTYPE_REGNUM) (reg:SI FRM_REGNUM)] UNSPEC_VPREDICATE) - (plus_minus:VF - (mult:VF - (match_operand:VF 3 "register_operand" " 0,vr, vr, 0, vr, vr") - (match_operand:VF 4 "register_operand" " vr,vr, vr, vr, vr, vr")) - (match_operand:VF 5 "register_operand" " vr, 0, vr, vr, 0, vr")) - (match_operand:VF 2 "vector_undef_operand")))] + (plus_minus:V_VLSF + (mult:V_VLSF + (match_operand:V_VLSF 3 "register_operand" " 0,vr, vr, 0, vr, vr") + (match_operand:V_VLSF 4 "register_operand" " vr,vr, vr, vr, vr, vr")) + (match_operand:V_VLSF 5 "register_operand" " vr, 0, vr, vr, 0, vr")) + (match_operand:V_VLSF 2 "vector_undef_operand")))] "TARGET_VECTOR" "@ vf.vv\t%0,%4,%5%p1 @@ -6352,8 +6352,8 @@ (symbol_ref "riscv_vector::get_frm_mode (operands[10])"))]) (define_insn "*pred_" - [(set (match_operand:VF 0 "register_operand" "=vd, ?&vd, vr, ?&vr") - (if_then_else:VF + [(set (match_operand:V_VLSF 0 "register_operand" "=vd, ?&vd, vr, ?&vr") + (if_then_else:V_VLSF (unspec: [(match_operand: 1 "vector_mask_operand" " vm, vm,Wc1, Wc1") (match_operand 5 "vector_length_operand" " rK, rK, rK, rK") @@ -6364,11 +6364,11 @@ (reg:SI VL_REGNUM) (reg:SI VTYPE_REGNUM) (reg:SI FRM_REGNUM)] UNSPEC_VPREDICATE) - (plus_minus:VF - (mult:VF - (match_operand:VF 2 "register_operand" " 0, vr, 0, vr") - (match_operand:VF 3 "register_operand" " vr, vr, vr, vr")) - (match_operand:VF 4 "register_operand" " vr, vr, vr, vr")) + (plus_minus:V_VLSF + (mult:V_VLSF + (match_operand:V_VLSF 2 "register_operand" " 0, vr, 0, vr") + (match_operand:V_VLSF 3 "register_operand" " vr, vr, vr, vr")) + (match_operand:V_VLSF 4 "register_operand" " vr, vr, vr, vr")) (match_dup 2)))] "TARGET_VECTOR" "@ @@ -6387,8 +6387,8 @@ (symbol_ref "riscv_vector::get_frm_mode (operands[9])"))]) (define_insn "*pred_" - [(set (match_operand:VF 0 "register_operand" "=vd, ?&vd, vr, ?&vr") - (if_then_else:VF + [(set (match_operand:V_VLSF 0 "register_operand" "=vd, ?&vd, vr, ?&vr") + (if_then_else:V_VLSF (unspec: [(match_operand: 1 "vector_mask_operand" " vm, vm,Wc1, Wc1") (match_operand 5 "vector_length_operand" " rK, rK, rK, rK") @@ -6399,11 +6399,11 @@ (reg:SI VL_REGNUM) (reg:SI VTYPE_REGNUM) (reg:SI FRM_REGNUM)] UNSPEC_VPREDICATE) - (plus_minus:VF - (mult:VF - (match_operand:VF 2 "register_operand" " vr, vr, vr, vr") - (match_operand:VF 3 "register_operand" " vr, vr, vr, vr")) - (match_operand:VF 4 "register_operand" " 0, vr, 0, vr")) + (plus_minus:V_VLSF + (mult:V_VLSF + (match_operand:V_VLSF 2 "register_operand" " vr, vr, vr, vr") + (match_operand:V_VLSF 3 "register_operand" " vr, vr, vr, vr")) + (match_operand:V_VLSF 4 "register_operand" " 0, vr, 0, vr")) (match_dup 4)))] "TARGET_VECTOR" "@ @@ -6422,8 +6422,8 @@ (symbol_ref "riscv_vector::get_frm_mode (operands[9])"))]) (define_expand "@pred_mul__scalar" - [(set (match_operand:VF 0 "register_operand") - (if_then_else:VF + [(set (match_operand:V_VLSF 0 "register_operand") + (if_then_else:V_VLSF (unspec: [(match_operand: 1 "vector_mask_operand") (match_operand 6 "vector_length_operand") @@ -6434,19 +6434,19 @@ (reg:SI VL_REGNUM) (reg:SI VTYPE_REGNUM) (reg:SI FRM_REGNUM)] UNSPEC_VPREDICATE) - (plus_minus:VF - (mult:VF - (vec_duplicate:VF + (plus_minus:V_VLSF + (mult:V_VLSF + (vec_duplicate:V_VLSF (match_operand: 2 "register_operand")) - (match_operand:VF 3 "register_operand")) - (match_operand:VF 4 "register_operand")) - (match_operand:VF 5 "register_operand")))] + (match_operand:V_VLSF 3 "register_operand")) + (match_operand:V_VLSF 4 "register_operand")) + (match_operand:V_VLSF 5 "register_operand")))] "TARGET_VECTOR" {}) (define_insn "*pred__scalar" - [(set (match_operand:VF 0 "register_operand" "=vd, ?&vd, vr, ?&vr") - (if_then_else:VF + [(set (match_operand:V_VLSF 0 "register_operand" "=vd, ?&vd, vr, ?&vr") + (if_then_else:V_VLSF (unspec: [(match_operand: 1 "vector_mask_operand" " vm, vm,Wc1, Wc1") (match_operand 5 "vector_length_operand" " rK, rK, rK, rK") @@ -6457,12 +6457,12 @@ (reg:SI VL_REGNUM) (reg:SI VTYPE_REGNUM) (reg:SI FRM_REGNUM)] UNSPEC_VPREDICATE) - (plus_minus:VF - (mult:VF - (vec_duplicate:VF + (plus_minus:V_VLSF + (mult:V_VLSF + (vec_duplicate:V_VLSF (match_operand: 2 "register_operand" " f, f, f, f")) - (match_operand:VF 3 "register_operand" " 0, vr, 0, vr")) - (match_operand:VF 4 "register_operand" " vr, vr, vr, vr")) + (match_operand:V_VLSF 3 "register_operand" " 0, vr, 0, vr")) + (match_operand:V_VLSF 4 "register_operand" " vr, vr, vr, vr")) (match_dup 3)))] "TARGET_VECTOR" "@ @@ -6481,8 +6481,8 @@ (symbol_ref "riscv_vector::get_frm_mode (operands[9])"))]) (define_insn "*pred__scalar" - [(set (match_operand:VF 0 "register_operand" "=vd, ?&vd, vr, ?&vr") - (if_then_else:VF + [(set (match_operand:V_VLSF 0 "register_operand" "=vd, ?&vd, vr, ?&vr") + (if_then_else:V_VLSF (unspec: [(match_operand: 1 "vector_mask_operand" " vm, vm,Wc1, Wc1") (match_operand 5 "vector_length_operand" " rK, rK, rK, rK") @@ -6493,12 +6493,12 @@ (reg:SI VL_REGNUM) (reg:SI VTYPE_REGNUM) (reg:SI FRM_REGNUM)] UNSPEC_VPREDICATE) - (plus_minus:VF - (mult:VF - (vec_duplicate:VF + (plus_minus:V_VLSF + (mult:V_VLSF + (vec_duplicate:V_VLSF (match_operand: 2 "register_operand" " f, f, f, f")) - (match_operand:VF 3 "register_operand" " vr, vr, vr, vr")) - (match_operand:VF 4 "register_operand" " 0, vr, 0, vr")) + (match_operand:V_VLSF 3 "register_operand" " vr, vr, vr, vr")) + (match_operand:V_VLSF 4 "register_operand" " 0, vr, 0, vr")) (match_dup 4)))] "TARGET_VECTOR" "@ @@ -6517,8 +6517,8 @@ (symbol_ref "riscv_vector::get_frm_mode (operands[9])"))]) (define_expand "@pred_mul_neg_" - [(set (match_operand:VF 0 "register_operand") - (if_then_else:VF + [(set (match_operand:V_VLSF 0 "register_operand") + (if_then_else:V_VLSF (unspec: [(match_operand: 1 "vector_mask_operand") (match_operand 6 "vector_length_operand") @@ -6529,21 +6529,21 @@ (reg:SI VL_REGNUM) (reg:SI VTYPE_REGNUM) (reg:SI FRM_REGNUM)] UNSPEC_VPREDICATE) - (plus_minus:VF - (neg:VF - (mult:VF - (match_operand:VF 2 "register_operand") - (match_operand:VF 3 "register_operand"))) - (match_operand:VF 4 "register_operand")) - (match_operand:VF 5 "vector_merge_operand")))] + (plus_minus:V_VLSF + (neg:V_VLSF + (mult:V_VLSF + (match_operand:V_VLSF 2 "register_operand") + (match_operand:V_VLSF 3 "register_operand"))) + (match_operand:V_VLSF 4 "register_operand")) + (match_operand:V_VLSF 5 "vector_merge_operand")))] "TARGET_VECTOR" { riscv_vector::prepare_ternary_operands (operands); }) (define_insn "*pred_mul_neg__undef" - [(set (match_operand:VF 0 "register_operand" "=vd,vd,?&vd, vr, vr,?&vr") - (if_then_else:VF + [(set (match_operand:V_VLSF 0 "register_operand" "=vd,vd,?&vd, vr, vr,?&vr") + (if_then_else:V_VLSF (unspec: [(match_operand: 1 "vector_mask_operand" " vm,vm, vm,Wc1,Wc1, Wc1") (match_operand 6 "vector_length_operand" " rK,rK, rK, rK, rK, rK") @@ -6554,13 +6554,13 @@ (reg:SI VL_REGNUM) (reg:SI VTYPE_REGNUM) (reg:SI FRM_REGNUM)] UNSPEC_VPREDICATE) - (plus_minus:VF - (neg:VF - (mult:VF - (match_operand:VF 3 "register_operand" " 0,vr, vr, 0, vr, vr") - (match_operand:VF 4 "register_operand" " vr,vr, vr, vr, vr, vr"))) - (match_operand:VF 5 "register_operand" " vr, 0, vr, vr, 0, vr")) - (match_operand:VF 2 "vector_undef_operand")))] + (plus_minus:V_VLSF + (neg:V_VLSF + (mult:V_VLSF + (match_operand:V_VLSF 3 "register_operand" " 0,vr, vr, 0, vr, vr") + (match_operand:V_VLSF 4 "register_operand" " vr,vr, vr, vr, vr, vr"))) + (match_operand:V_VLSF 5 "register_operand" " vr, 0, vr, vr, 0, vr")) + (match_operand:V_VLSF 2 "vector_undef_operand")))] "TARGET_VECTOR" "@ vf.vv\t%0,%4,%5%p1 @@ -6575,8 +6575,8 @@ (symbol_ref "riscv_vector::get_frm_mode (operands[10])"))]) (define_insn "*pred_" - [(set (match_operand:VF 0 "register_operand" "=vd, ?&vd, vr, ?&vr") - (if_then_else:VF + [(set (match_operand:V_VLSF 0 "register_operand" "=vd, ?&vd, vr, ?&vr") + (if_then_else:V_VLSF (unspec: [(match_operand: 1 "vector_mask_operand" " vm, vm,Wc1, Wc1") (match_operand 5 "vector_length_operand" " rK, rK, rK, rK") @@ -6587,12 +6587,12 @@ (reg:SI VL_REGNUM) (reg:SI VTYPE_REGNUM) (reg:SI FRM_REGNUM)] UNSPEC_VPREDICATE) - (plus_minus:VF - (neg:VF - (mult:VF - (match_operand:VF 2 "register_operand" " 0, vr, 0, vr") - (match_operand:VF 3 "register_operand" " vr, vr, vr, vr"))) - (match_operand:VF 4 "register_operand" " vr, vr, vr, vr")) + (plus_minus:V_VLSF + (neg:V_VLSF + (mult:V_VLSF + (match_operand:V_VLSF 2 "register_operand" " 0, vr, 0, vr") + (match_operand:V_VLSF 3 "register_operand" " vr, vr, vr, vr"))) + (match_operand:V_VLSF 4 "register_operand" " vr, vr, vr, vr")) (match_dup 2)))] "TARGET_VECTOR" "@ @@ -6611,8 +6611,8 @@ (symbol_ref "riscv_vector::get_frm_mode (operands[9])"))]) (define_insn "*pred_" - [(set (match_operand:VF 0 "register_operand" "=vd, ?&vd, vr, ?&vr") - (if_then_else:VF + [(set (match_operand:V_VLSF 0 "register_operand" "=vd, ?&vd, vr, ?&vr") + (if_then_else:V_VLSF (unspec: [(match_operand: 1 "vector_mask_operand" " vm, vm,Wc1, Wc1") (match_operand 5 "vector_length_operand" " rK, rK, rK, rK") @@ -6623,12 +6623,12 @@ (reg:SI VL_REGNUM) (reg:SI VTYPE_REGNUM) (reg:SI FRM_REGNUM)] UNSPEC_VPREDICATE) - (plus_minus:VF - (neg:VF - (mult:VF - (match_operand:VF 2 "register_operand" " vr, vr, vr, vr") - (match_operand:VF 3 "register_operand" " vr, vr, vr, vr"))) - (match_operand:VF 4 "register_operand" " 0, vr, 0, vr")) + (plus_minus:V_VLSF + (neg:V_VLSF + (mult:V_VLSF + (match_operand:V_VLSF 2 "register_operand" " vr, vr, vr, vr") + (match_operand:V_VLSF 3 "register_operand" " vr, vr, vr, vr"))) + (match_operand:V_VLSF 4 "register_operand" " 0, vr, 0, vr")) (match_dup 4)))] "TARGET_VECTOR" "@ @@ -6647,8 +6647,8 @@ (symbol_ref "riscv_vector::get_frm_mode (operands[9])"))]) (define_expand "@pred_mul_neg__scalar" - [(set (match_operand:VF 0 "register_operand") - (if_then_else:VF + [(set (match_operand:V_VLSF 0 "register_operand") + (if_then_else:V_VLSF (unspec: [(match_operand: 1 "vector_mask_operand") (match_operand 6 "vector_length_operand") @@ -6659,20 +6659,20 @@ (reg:SI VL_REGNUM) (reg:SI VTYPE_REGNUM) (reg:SI FRM_REGNUM)] UNSPEC_VPREDICATE) - (plus_minus:VF - (neg:VF - (mult:VF - (vec_duplicate:VF + (plus_minus:V_VLSF + (neg:V_VLSF + (mult:V_VLSF + (vec_duplicate:V_VLSF (match_operand: 2 "register_operand")) - (match_operand:VF 3 "register_operand"))) - (match_operand:VF 4 "register_operand")) - (match_operand:VF 5 "register_operand")))] + (match_operand:V_VLSF 3 "register_operand"))) + (match_operand:V_VLSF 4 "register_operand")) + (match_operand:V_VLSF 5 "register_operand")))] "TARGET_VECTOR" {}) (define_insn "*pred__scalar" - [(set (match_operand:VF 0 "register_operand" "=vd, ?&vd, vr, ?&vr") - (if_then_else:VF + [(set (match_operand:V_VLSF 0 "register_operand" "=vd, ?&vd, vr, ?&vr") + (if_then_else:V_VLSF (unspec: [(match_operand: 1 "vector_mask_operand" " vm, vm,Wc1, Wc1") (match_operand 5 "vector_length_operand" " rK, rK, rK, rK") @@ -6683,13 +6683,13 @@ (reg:SI VL_REGNUM) (reg:SI VTYPE_REGNUM) (reg:SI FRM_REGNUM)] UNSPEC_VPREDICATE) - (plus_minus:VF - (neg:VF - (mult:VF - (vec_duplicate:VF + (plus_minus:V_VLSF + (neg:V_VLSF + (mult:V_VLSF + (vec_duplicate:V_VLSF (match_operand: 2 "register_operand" " f, f, f, f")) - (match_operand:VF 3 "register_operand" " 0, vr, 0, vr"))) - (match_operand:VF 4 "register_operand" " vr, vr, vr, vr")) + (match_operand:V_VLSF 3 "register_operand" " 0, vr, 0, vr"))) + (match_operand:V_VLSF 4 "register_operand" " vr, vr, vr, vr")) (match_dup 3)))] "TARGET_VECTOR" "@ @@ -6708,8 +6708,8 @@ (symbol_ref "riscv_vector::get_frm_mode (operands[9])"))]) (define_insn "*pred__scalar" - [(set (match_operand:VF 0 "register_operand" "=vd, ?&vd, vr, ?&vr") - (if_then_else:VF + [(set (match_operand:V_VLSF 0 "register_operand" "=vd, ?&vd, vr, ?&vr") + (if_then_else:V_VLSF (unspec: [(match_operand: 1 "vector_mask_operand" " vm, vm,Wc1, Wc1") (match_operand 5 "vector_length_operand" " rK, rK, rK, rK") @@ -6720,13 +6720,13 @@ (reg:SI VL_REGNUM) (reg:SI VTYPE_REGNUM) (reg:SI FRM_REGNUM)] UNSPEC_VPREDICATE) - (plus_minus:VF - (neg:VF - (mult:VF - (vec_duplicate:VF + (plus_minus:V_VLSF + (neg:V_VLSF + (mult:V_VLSF + (vec_duplicate:V_VLSF (match_operand: 2 "register_operand" " f, f, f, f")) - (match_operand:VF 3 "register_operand" " vr, vr, vr, vr"))) - (match_operand:VF 4 "register_operand" " 0, vr, 0, vr")) + (match_operand:V_VLSF 3 "register_operand" " vr, vr, vr, vr"))) + (match_operand:V_VLSF 4 "register_operand" " 0, vr, 0, vr")) (match_dup 4)))] "TARGET_VECTOR" "@ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/def.h b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/def.h index 7528ee73d9e..5df90704885 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/def.h +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/def.h @@ -475,3 +475,12 @@ typedef double v512df __attribute__ ((vector_size (4096))); for (int i = 0; i < NUM; ++i) \ a[i] = d[i] - b[i] * c[i]; \ } + +#define DEF_FMS_VV(PREFIX, NUM, TYPE) \ + void __attribute__ ((noinline, noclone)) \ + PREFIX##_##TYPE##NUM (TYPE *restrict a, TYPE *restrict b, TYPE *restrict c, \ + TYPE *restrict d) \ + { \ + for (int i = 0; i < NUM; ++i) \ + a[i] = b[i] * c[i] - d[i]; \ + } diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fma-5.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fma-5.c new file mode 100644 index 00000000000..de565b76b0c --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fma-5.c @@ -0,0 +1,31 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv_zvfh_zvl4096b -mabi=lp64d -O3 --param=riscv-autovec-lmul=m8 -fdump-tree-optimized" } */ + +#include "def.h" + +DEF_FMA_VV (fma, 2, _Float16) +DEF_FMA_VV (fma, 4, _Float16) +DEF_FMA_VV (fma, 8, _Float16) +DEF_FMA_VV (fma, 16, _Float16) +DEF_FMA_VV (fma, 32, _Float16) +DEF_FMA_VV (fma, 64, _Float16) +DEF_FMA_VV (fma, 128, _Float16) +DEF_FMA_VV (fma, 256, _Float16) +DEF_FMA_VV (fma, 512, _Float16) +DEF_FMA_VV (fma, 1024, _Float16) +DEF_FMA_VV (fma, 2048, _Float16) + +/* { dg-final { scan-assembler-times {vfma[c-d][c-d]\.vv} 11 } } */ +/* { dg-final { scan-assembler-not {csrr} } } */ +/* { dg-final { scan-tree-dump-not "1,1" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2,2" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4,4" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "16,16" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "32,32" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "64,64" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "128,128" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "256,256" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "512,512" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "1024,1024" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2048,2048" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4096,4096" "optimized" } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fma-6.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fma-6.c new file mode 100644 index 00000000000..97fd9b8cd19 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fma-6.c @@ -0,0 +1,30 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv_zvfh_zvl4096b -mabi=lp64d -O3 --param=riscv-autovec-lmul=m8 -fdump-tree-optimized" } */ + +#include "def.h" + +DEF_FMA_VV (fma, 2, float) +DEF_FMA_VV (fma, 4, float) +DEF_FMA_VV (fma, 8, float) +DEF_FMA_VV (fma, 16, float) +DEF_FMA_VV (fma, 32, float) +DEF_FMA_VV (fma, 64, float) +DEF_FMA_VV (fma, 128, float) +DEF_FMA_VV (fma, 256, float) +DEF_FMA_VV (fma, 512, float) +DEF_FMA_VV (fma, 1024, float) + +/* { dg-final { scan-assembler-times {vfma[c-d][c-d]\.vv} 10 } } */ +/* { dg-final { scan-assembler-not {csrr} } } */ +/* { dg-final { scan-tree-dump-not "1,1" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2,2" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4,4" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "16,16" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "32,32" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "64,64" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "128,128" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "256,256" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "512,512" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "1024,1024" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2048,2048" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4096,4096" "optimized" } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fma-7.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fma-7.c new file mode 100644 index 00000000000..c6dc9f7ff81 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fma-7.c @@ -0,0 +1,29 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv_zvfh_zvl4096b -mabi=lp64d -O3 --param=riscv-autovec-lmul=m8 -fdump-tree-optimized" } */ + +#include "def.h" + +DEF_FMA_VV (fma, 2, double) +DEF_FMA_VV (fma, 4, double) +DEF_FMA_VV (fma, 8, double) +DEF_FMA_VV (fma, 16, double) +DEF_FMA_VV (fma, 32, double) +DEF_FMA_VV (fma, 64, double) +DEF_FMA_VV (fma, 128, double) +DEF_FMA_VV (fma, 256, double) +DEF_FMA_VV (fma, 512, double) + +/* { dg-final { scan-assembler-times {vfma[c-d][c-d]\.vv} 9 } } */ +/* { dg-final { scan-assembler-not {csrr} } } */ +/* { dg-final { scan-tree-dump-not "1,1" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2,2" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4,4" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "16,16" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "32,32" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "64,64" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "128,128" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "256,256" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "512,512" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "1024,1024" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2048,2048" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4096,4096" "optimized" } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fms-1.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fms-1.c new file mode 100644 index 00000000000..491ed002563 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fms-1.c @@ -0,0 +1,31 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv_zvfh_zvl4096b -mabi=lp64d -O3 --param=riscv-autovec-lmul=m8 -fdump-tree-optimized" } */ + +#include "def.h" + +DEF_FMS_VV (fms, 2, _Float16) +DEF_FMS_VV (fms, 4, _Float16) +DEF_FMS_VV (fms, 8, _Float16) +DEF_FMS_VV (fms, 16, _Float16) +DEF_FMS_VV (fms, 32, _Float16) +DEF_FMS_VV (fms, 64, _Float16) +DEF_FMS_VV (fms, 128, _Float16) +DEF_FMS_VV (fms, 256, _Float16) +DEF_FMS_VV (fms, 512, _Float16) +DEF_FMS_VV (fms, 1024, _Float16) +DEF_FMS_VV (fms, 2048, _Float16) + +/* { dg-final { scan-assembler-times {vfms[a-u][b-c]\.vv} 11 } } */ +/* { dg-final { scan-assembler-not {csrr} } } */ +/* { dg-final { scan-tree-dump-not "1,1" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2,2" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4,4" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "16,16" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "32,32" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "64,64" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "128,128" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "256,256" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "512,512" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "1024,1024" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2048,2048" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4096,4096" "optimized" } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fms-2.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fms-2.c new file mode 100644 index 00000000000..ade6cb11cc5 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fms-2.c @@ -0,0 +1,30 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv_zvfh_zvl4096b -mabi=lp64d -O3 --param=riscv-autovec-lmul=m8 -fdump-tree-optimized" } */ + +#include "def.h" + +DEF_FMS_VV (fms, 2, float) +DEF_FMS_VV (fms, 4, float) +DEF_FMS_VV (fms, 8, float) +DEF_FMS_VV (fms, 16, float) +DEF_FMS_VV (fms, 32, float) +DEF_FMS_VV (fms, 64, float) +DEF_FMS_VV (fms, 128, float) +DEF_FMS_VV (fms, 256, float) +DEF_FMS_VV (fms, 512, float) +DEF_FMS_VV (fms, 1024, float) + +/* { dg-final { scan-assembler-times {vfms[a-u][b-c]\.vv} 10 } } */ +/* { dg-final { scan-assembler-not {csrr} } } */ +/* { dg-final { scan-tree-dump-not "1,1" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2,2" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4,4" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "16,16" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "32,32" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "64,64" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "128,128" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "256,256" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "512,512" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "1024,1024" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2048,2048" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4096,4096" "optimized" } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fms-3.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fms-3.c new file mode 100644 index 00000000000..1746f172ef6 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fms-3.c @@ -0,0 +1,29 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv_zvfh_zvl4096b -mabi=lp64d -O3 --param=riscv-autovec-lmul=m8 -fdump-tree-optimized" } */ + +#include "def.h" + +DEF_FMS_VV (fms, 2, double) +DEF_FMS_VV (fms, 4, double) +DEF_FMS_VV (fms, 8, double) +DEF_FMS_VV (fms, 16, double) +DEF_FMS_VV (fms, 32, double) +DEF_FMS_VV (fms, 64, double) +DEF_FMS_VV (fms, 128, double) +DEF_FMS_VV (fms, 256, double) +DEF_FMS_VV (fms, 512, double) + +/* { dg-final { scan-assembler-times {vfms[a-u][b-c]\.vv} 9 } } */ +/* { dg-final { scan-assembler-not {csrr} } } */ +/* { dg-final { scan-tree-dump-not "1,1" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2,2" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4,4" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "16,16" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "32,32" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "64,64" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "128,128" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "256,256" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "512,512" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "1024,1024" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2048,2048" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4096,4096" "optimized" } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fnma-5.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fnma-5.c new file mode 100644 index 00000000000..053f1eee62e --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fnma-5.c @@ -0,0 +1,31 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv_zvfh_zvl4096b -mabi=lp64d -O3 --param=riscv-autovec-lmul=m8 -fdump-tree-optimized" } */ + +#include "def.h" + +DEF_FNMA_VV (fnma, 2, _Float16) +DEF_FNMA_VV (fnma, 4, _Float16) +DEF_FNMA_VV (fnma, 8, _Float16) +DEF_FNMA_VV (fnma, 16, _Float16) +DEF_FNMA_VV (fnma, 32, _Float16) +DEF_FNMA_VV (fnma, 64, _Float16) +DEF_FNMA_VV (fnma, 128, _Float16) +DEF_FNMA_VV (fnma, 256, _Float16) +DEF_FNMA_VV (fnma, 512, _Float16) +DEF_FNMA_VV (fnma, 1024, _Float16) +DEF_FNMA_VV (fnma, 2048, _Float16) + +/* { dg-final { scan-assembler-times {vfnms[a-u][b-c]\.vv} 11 } } */ +/* { dg-final { scan-assembler-not {csrr} } } */ +/* { dg-final { scan-tree-dump-not "1,1" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2,2" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4,4" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "16,16" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "32,32" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "64,64" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "128,128" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "256,256" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "512,512" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "1024,1024" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2048,2048" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4096,4096" "optimized" } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fnma-6.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fnma-6.c new file mode 100644 index 00000000000..9053517346c --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fnma-6.c @@ -0,0 +1,30 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv_zvfh_zvl4096b -mabi=lp64d -O3 --param=riscv-autovec-lmul=m8 -fdump-tree-optimized" } */ + +#include "def.h" + +DEF_FNMA_VV (fnma, 2, float) +DEF_FNMA_VV (fnma, 4, float) +DEF_FNMA_VV (fnma, 8, float) +DEF_FNMA_VV (fnma, 16, float) +DEF_FNMA_VV (fnma, 32, float) +DEF_FNMA_VV (fnma, 64, float) +DEF_FNMA_VV (fnma, 128, float) +DEF_FNMA_VV (fnma, 256, float) +DEF_FNMA_VV (fnma, 512, float) +DEF_FNMA_VV (fnma, 1024, float) + +/* { dg-final { scan-assembler-times {vfnms[a-u][b-c]\.vv} 10 } } */ +/* { dg-final { scan-assembler-not {csrr} } } */ +/* { dg-final { scan-tree-dump-not "1,1" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2,2" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4,4" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "16,16" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "32,32" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "64,64" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "128,128" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "256,256" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "512,512" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "1024,1024" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2048,2048" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4096,4096" "optimized" } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fnma-7.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fnma-7.c new file mode 100644 index 00000000000..9952a498d93 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/fnma-7.c @@ -0,0 +1,29 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv_zvfh_zvl4096b -mabi=lp64d -O3 --param=riscv-autovec-lmul=m8 -fdump-tree-optimized" } */ + +#include "def.h" + +DEF_FNMA_VV (fnma, 2, double) +DEF_FNMA_VV (fnma, 4, double) +DEF_FNMA_VV (fnma, 8, double) +DEF_FNMA_VV (fnma, 16, double) +DEF_FNMA_VV (fnma, 32, double) +DEF_FNMA_VV (fnma, 64, double) +DEF_FNMA_VV (fnma, 128, double) +DEF_FNMA_VV (fnma, 256, double) +DEF_FNMA_VV (fnma, 512, double) + +/* { dg-final { scan-assembler-times {vfnms[a-u][b-c]\.vv} 9 } } */ +/* { dg-final { scan-assembler-not {csrr} } } */ +/* { dg-final { scan-tree-dump-not "1,1" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2,2" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4,4" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "16,16" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "32,32" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "64,64" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "128,128" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "256,256" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "512,512" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "1024,1024" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2048,2048" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4096,4096" "optimized" } } */