From patchwork Sat Sep 2 12:01:36 2023
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
X-Patchwork-Submitter: Gerald Pfeifer
X-Patchwork-Id: 137423
Return-Path:
Delivered-To: ouuuleilei@gmail.com
Received: by 2002:a59:ab0a:0:b0:3f2:4152:657d with SMTP id m10csp117104vqo;
Sat, 2 Sep 2023 05:02:10 -0700 (PDT)
X-Google-Smtp-Source:
AGHT+IEIHs9e8NGdh5u5Q9vJQzc5/X8wA0lg+ksp6brt8UGZwHBKvkXXmksSNjBWyYTUzuCcSvzm
X-Received: by 2002:a17:906:18c:b0:9a1:cdf1:ba3 with SMTP id
12-20020a170906018c00b009a1cdf10ba3mr4147971ejb.27.1693656130728;
Sat, 02 Sep 2023 05:02:10 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1693656130; cv=none;
d=google.com; s=arc-20160816;
b=M0C2r5OJph3FgK6kSeRFcKrHxYcihlAoD/vU3c70u7FRHRGYCoMVRI7Zk6eeSGofCr
APP/FyQl7Sd3yn3wQwTkzrsUjjaB5wQGokrBUcofHwIunR+l4BHvrPqqgX/QckzLPb3a
bHycWyT67gpBks72QQ36DpmkYHhv6ODxSSrZPAuQEKRy4rleqZRLejeZ/rmr3MbUVa4k
q4COm4uM3ZTzGQTZmB7VTcflOFTInMiIIWTysYaUYHni8Sb14RXBTTHaXU85ltZcFA21
CpCOE8Jbsg5fDvN3QlzWqoEDXfe3L3WSH47Qkcqd8ytoWXS9PKHkyz8kb//Po19fnrUa
ROdQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20160816;
h=sender:errors-to:list-subscribe:list-help:list-post:list-archive
:list-unsubscribe:list-id:precedence:message-id:mime-version:subject
:to:from:date:dmarc-filter:delivered-to;
bh=YpZ0nWs5pYJQ8YEQgwA3Esb9k7r/1iInsrsIg/Sv7Hk=;
fh=hPrbWPhweUx4V0GV9uXJqbyAzg2ABmTz7kczrAQqMmM=;
b=IR/Rsw1yYsJzSX7G57zOoG/dqc/DPTJdNZDnBQVFLCRRbg3g0qB/k5a9WOZDB/hGOs
tB7Jj7TCcZnrq/HtX+xcO4J48f7xD9HyVTkwOzfsZzB+0M/A88tfJ2H286vBrnW+7KoI
chKPQezde1rH+Ni7aJh6vyJAlLnZ1FLXRUi1kzBvrrnmCtmF8y29ixM49rHV65tsoKoW
nGSU1S4dBo3PLw6HaAmuqWiJJqFk8Tmk2wI2+0UchqGi+vQ5wZjFxW+rfWMuu84saFOh
yJj1dorEEA6aPgZ0AOkTATU4YkAkkXo3LGgsqZx0IAAKbT0fjGOVnCJW6ee0DbuXvR88
xkoA==
ARC-Authentication-Results: i=1; mx.google.com;
spf=pass (google.com: domain of
gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as
permitted sender)
smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"
Received: from server2.sourceware.org (ip-8-43-85-97.sourceware.org.
[8.43.85.97])
by mx.google.com with ESMTPS id
e25-20020a170906375900b0098e2a30ec3asi3490649ejc.385.2023.09.02.05.02.10
for
(version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
Sat, 02 Sep 2023 05:02:10 -0700 (PDT)
Received-SPF: pass (google.com: domain of
gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as
permitted sender) client-ip=8.43.85.97;
Authentication-Results: mx.google.com;
spf=pass (google.com: domain of
gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as
permitted sender)
smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"
Received: from server2.sourceware.org (localhost [IPv6:::1])
by sourceware.org (Postfix) with ESMTP id B8D1A3858CDA
for ; Sat, 2 Sep 2023 12:02:05 +0000 (GMT)
X-Original-To: gcc-patches@gcc.gnu.org
Delivered-To: gcc-patches@gcc.gnu.org
Received: from hamza.pair.com (hamza.pair.com [209.68.5.143])
by sourceware.org (Postfix) with ESMTPS id 1FF293858D39
for ; Sat, 2 Sep 2023 12:01:39 +0000 (GMT)
DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 1FF293858D39
Authentication-Results: sourceware.org;
dmarc=none (p=none dis=none) header.from=pfeifer.com
Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=pfeifer.com
Received: from hamza.pair.com (localhost [127.0.0.1])
by hamza.pair.com (Postfix) with ESMTP id 909B133E4B
for ; Sat, 2 Sep 2023 08:01:38 -0400 (EDT)
Received: from [192.168.1.80] (188-23-56-154.adsl.highway.telekom.at
[188.23.56.154])
(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest
SHA256)
(No client certificate requested)
by hamza.pair.com (Postfix) with ESMTPSA id 319BD33E4A
for ; Sat, 2 Sep 2023 08:01:38 -0400 (EDT)
Date: Sat, 2 Sep 2023 14:01:36 +0200 (CEST)
From: Gerald Pfeifer
To: gcc-patches@gcc.gnu.org
Subject: [pushed] wwwdocs: *: Use "back end" instead of "backend"
MIME-Version: 1.0
X-Scanned-By: mailmunge 3.11 on 209.68.5.143
Message-Id: <20230902120138.909B133E4B@hamza.pair.com>
X-Spam-Status: No, score=-10.7 required=5.0 tests=BAYES_00, GIT_PATCH_0,
KAM_DMARC_STATUS, KAM_SHORT, SPF_HELO_NONE, SPF_PASS,
TXREP autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
server2.sourceware.org
X-BeenThere: gcc-patches@gcc.gnu.org
X-Mailman-Version: 2.1.30
Precedence: list
List-Id: Gcc-patches mailing list
List-Unsubscribe: ,
List-Archive:
List-Post:
List-Help:
List-Subscribe: ,
Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org
Sender: "Gcc-patches"
X-getmail-retrieved-from-mailbox: INBOX
X-GMAIL-THRID: 1775927170949690347
X-GMAIL-MSGID: 1775927170949690347
Per http://gcc.gnu.org/codingconventions.html#Spelling
Pushed.
Gerald
---
htdocs/egcs-1.0/index.html | 2 +-
htdocs/egcs-1.1/features.html | 2 +-
htdocs/egcs-1.1/index.html | 2 +-
htdocs/gcc-11/changes.html | 2 +-
htdocs/gcc-12/changes.html | 2 +-
htdocs/gcc-2.95/features.html | 4 ++--
htdocs/gcc-4.9/changes.html | 11 ++++++-----
htdocs/gcc-5/changes.html | 4 ++--
htdocs/news.html | 2 +-
9 files changed, 16 insertions(+), 15 deletions(-)
diff --git a/htdocs/egcs-1.0/index.html b/htdocs/egcs-1.0/index.html
index 4e674440..34e44931 100644
--- a/htdocs/egcs-1.0/index.html
+++ b/htdocs/egcs-1.0/index.html
@@ -148,7 +148,7 @@ serious problems in EGCS 1.0.1.
Add missing entries to g77 lang-options.
Fix problem with -fpedantic in the g77 compiler.
Fix "backspace" problem with g77 on alphas.
- Fix x86 backend problem with Fortran literals and -fpic.
+ Fix x86 back end problem with Fortran literals and -fpic.
Fix some of the problems with negative subscripts for g77 on
alphas.
Fixes for Fortran builds on cygwin32/mingw32.
diff --git a/htdocs/egcs-1.1/features.html b/htdocs/egcs-1.1/features.html
index b72445a7..259abd5b 100644
--- a/htdocs/egcs-1.1/features.html
+++ b/htdocs/egcs-1.1/features.html
@@ -63,7 +63,7 @@
x86: Alignment of static store data and jump targets is per
Intel recommendations now. Various improvements throughout the
x86 port to improve performance on Pentium processors (including
- improved epilogue sequences for Pentium chips and backend
+ improved epilogue sequences for Pentium chips and back end
improvements which should help register allocation on all x86
variants. Conditional move support has been fixed and enabled for
PPro processors.
diff --git a/htdocs/egcs-1.1/index.html b/htdocs/egcs-1.1/index.html
index adeffd37..5db4e342 100644
--- a/htdocs/egcs-1.1/index.html
+++ b/htdocs/egcs-1.1/index.html
@@ -92,7 +92,7 @@ EGCS 1.1:
Fix a few arm code generation bugs.
Fixincludes will fix additional broken SCO OpenServer header
files.
- Fix a m68k backend bug which caused invalid offsets in reg+d
+ Fix a m68k back end bug which caused invalid offsets in reg+d
addresses.
Fix problems with 64bit AIX 4.3 support.
Fix handling of long longs for varargs/stdarg functions on the
diff --git a/htdocs/gcc-11/changes.html b/htdocs/gcc-11/changes.html
index 44389172..a00637c6 100644
--- a/htdocs/gcc-11/changes.html
+++ b/htdocs/gcc-11/changes.html
@@ -777,7 +777,7 @@ You may also want to check out our
- A number of new CPUs are supported through arguments to the
-mcpu
and -mtune
options in both
- the arm and aarch64 backends (GCC identifiers in parentheses):
+ the arm and aarch64 back ends (GCC identifiers in parentheses):
- Arm Cortex-A78 (
cortex-a78
).
- Arm Cortex-A78AE (
cortex-a78ae
).
diff --git a/htdocs/gcc-12/changes.html b/htdocs/gcc-12/changes.html
index b10f2aa4..b4e29d72 100644
--- a/htdocs/gcc-12/changes.html
+++ b/htdocs/gcc-12/changes.html
@@ -755,7 +755,7 @@ function Multiply (S1, S2 : Sign) return Sign is
BPF
- Support for CO-RE (compile-once, run-everywhere) has been added
- to the BPF backend. CO-RE allows to compile portable BPF
+ to the BPF back end. CO-RE allows to compile portable BPF
programs that are able to run among different versions of the
Linux kernel.
diff --git a/htdocs/gcc-2.95/features.html b/htdocs/gcc-2.95/features.html
index 0e4f6c47..98ca0dd4 100644
--- a/htdocs/gcc-2.95/features.html
+++ b/htdocs/gcc-2.95/features.html
@@ -49,7 +49,7 @@
- New Targets and Target Specific Improvements
- - SPARC backend rewrite.
+ - SPARC back end rewrite.
- -mschedule=8000 will optimize code for PA8000 class processors;
-mpa-risc-2-0 will generate code for PA2.0 processors
- Various micro-optimizations for the ia32 port. K6 optimizations
@@ -200,7 +200,7 @@ enabled by default in future releases. Use the option
- Work around bug in Sun V5.0 compilers which caused bootstrap
comparison failures on SPARC targets.
- - Fix SPARC backend bug which caused aborts in final.c.
+ - Fix SPARC back end bug which caused aborts in final.c.
- Fix sparc-hal-solaris2* configuration fragments.
- Fix bug in sparc block profiling.
- Fix obscure code generation bug for the PARISC targets.
diff --git a/htdocs/gcc-4.9/changes.html b/htdocs/gcc-4.9/changes.html
index 9090c0ea..26d4843a 100644
--- a/htdocs/gcc-4.9/changes.html
+++ b/htdocs/gcc-4.9/changes.html
@@ -498,10 +498,10 @@ auto incr(T x) { return x++; }
been added. The Advanced SIMD intrinsics have also been improved.
- The new local register allocator (LRA) is now on by default
- for the AArch64 backend.
+ for the AArch64 back end.
- The REE (Redundant extension elimination) pass has now been enabled
- by default for the AArch64 backend.
+ by default for the AArch64 back end.
- Tuning for the Cortex-A53 and Cortex-A57 has been improved.
@@ -510,7 +510,7 @@ auto incr(T x) { return x++; }
option.
A number of structural changes have been made to both the ARM
- and AArch64 backends to facilitate improved code-generation.
+ and AArch64 back ends to facilitate improved code-generation.
As of GCC 4.9.2 a workaround for the ARM Cortex-A53 erratum
835769 has been added and can be enabled by giving the
@@ -562,7 +562,7 @@ auto incr(T x) { return x++; }
been added. This is on by default for all targets except VxWorks RTP.
A number of infrastructural changes have been made to both the ARM
- and AArch64 backends to facilitate improved code-generation.
+ and AArch64 back ends to facilitate improved code-generation.
GCC now supports Cortex-A12 and the Cortex-R7 through the
-mcpu=cortex-a12
and -mcpu=cortex-r7
options.
@@ -648,7 +648,8 @@ auto incr(T x) { return x++; }
MSP430
- - A new command-line option
-mcpu=
has been added to the MSP430 backend.
+ - A new command-line option
-mcpu=
has been added to
+ the MSP430 back end.
This option is used to specify the ISA to be used. Accepted values are
msp430
(the default), msp430x
and msp430xv2
. The ISA is no longer deduced
from the -mmcu=
option as there are far too many different MCU names. The
diff --git a/htdocs/gcc-5/changes.html b/htdocs/gcc-5/changes.html
index 6952f866..ab3da60b 100644
--- a/htdocs/gcc-5/changes.html
+++ b/htdocs/gcc-5/changes.html
@@ -675,7 +675,7 @@ here.
that has support for the Cortex-A72.
- The transitional options
-mlra
and -mno-lra
- have been removed. The AArch64 backend now uses the local register
+ have been removed. The AArch64 back end now uses the local register
allocator (LRA) only.
@@ -721,7 +721,7 @@ here.
which are only applicable to the old ABI have been deprecated.
The transitional options -mlra
and -mno-lra
- have been removed. The ARM backend now uses the local register allocator
+ have been removed. The ARM back end now uses the local register allocator
(LRA) only.
diff --git a/htdocs/news.html b/htdocs/news.html
index 2a8b7feb..fb34e64a 100644
--- a/htdocs/news.html
+++ b/htdocs/news.html
@@ -1675,7 +1675,7 @@ changes from the old GCC 2 sources.
September 2, 1999
-Richard Henderson has finished merging the ia32 backend rewrite into the
+Richard Henderson has finished merging the ia32 back end rewrite into the
mainline GCC sources. The rewrite is designed to improve optimization
opportunities for the Pentium II target, but also provides a cleaner
way to optimize for the Pentium III, AMD-K7 and other high end ia32