From patchwork Mon Oct 31 19:23:28 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Daniel Golle X-Patchwork-Id: 13417 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp2506451wru; Mon, 31 Oct 2022 12:40:02 -0700 (PDT) X-Google-Smtp-Source: AMsMyM4U48JwKf6lnatd3pNjzais8MxtGi/od20swZKChVM72qhMYM2ylCuj2oNw+yNPENYzRN2U X-Received: by 2002:a17:906:dacd:b0:780:a90c:e144 with SMTP id xi13-20020a170906dacd00b00780a90ce144mr14918368ejb.153.1667245202169; Mon, 31 Oct 2022 12:40:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1667245202; cv=none; d=google.com; s=arc-20160816; b=s+fINJyb7E0GLwRF6EFfgGfA+YfQBX9yrszZqbH3W9SQwZM91wcHq1hyr+3i61ZPtt d+JtqjiCVULfUP7FeZ0/Hx4G9+qGHwKo+7AONaqvdLnu5WpZtZJ66g1wWE+26XENN5ih Loaw/hkDSmfCWrDPPt97Rvgaf1dB3fmmo21HAsHS42enpS4vs61FGRFx5Dv3N8UK/gCA U83vltpDsfCT6NJYsyXt/JtVPYhdGMzixAbm5MXFrWgOFv/yhVvrc6BCGPGBXQAql15G UP/Bn+GD3WMEz8ZrSki8sfQA0NQ8nY+GUA12DSyg4KjWzpO1F25gJ8o0DeycfAaR+b00 iGHg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=cwno6K2Qqv+JXL4Utet5qWElq4dGxhdrJi1ZpXfBTwc=; b=HToAQ9zuOWAgtoap8Le9nJhBDChyy5ZgBkgivCc4aXjJGLp/8rKKjefPjc7RmxdFEC 3znrZ02F0S2UKZTzUklwrHBLL0OXiANyjQ/h2Q8y9yNGuoiUJPUgtmzSkviW1/keR7qG +y2Q8t86DPLhKK4KzvuMakw3D9227xJLtq3qnKTbRPAfsHa5BkJqIRZAsXzEEkywe+Sr lkFXvl6Aoyr85RSAst/PUu6rV8k/9LVC4Z2bPrApHCFfa5YOeAmKbDhyS2lgUpWwvBld D7eIg/ZIerMEolfPd2Tukqx4aU1KTjxmbm2W6vJ2kADssLq6EBkqZ2p/CewojFmFjcid OFyQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id v19-20020a056402175300b0045fd458991fsi7567558edx.428.2022.10.31.12.39.35; Mon, 31 Oct 2022 12:40:02 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229750AbiJaTXs (ORCPT + 99 others); Mon, 31 Oct 2022 15:23:48 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43118 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230012AbiJaTXp (ORCPT ); Mon, 31 Oct 2022 15:23:45 -0400 Received: from fudo.makrotopia.org (fudo.makrotopia.org [IPv6:2a07:2ec0:3002::71]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 30CF212AE0; Mon, 31 Oct 2022 12:23:41 -0700 (PDT) Received: from local by fudo.makrotopia.org with esmtpsa (TLS1.3:TLS_AES_256_GCM_SHA384:256) (Exim 4.94.2) (envelope-from ) id 1opaNj-0008Uc-L3; Mon, 31 Oct 2022 20:23:35 +0100 Date: Mon, 31 Oct 2022 19:23:28 +0000 From: Daniel Golle To: linux-pwm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, Thierry Reding , Uwe =?iso-8859-1?q?Kleine-K=F6ni?= =?iso-8859-1?q?g?= , Matthias Brugger Cc: Fabien Parent , Zhi Mao , Sam Shih Subject: [PATCH v2] dt-bindings: pwm: mediatek: Add compatible for MT7986 Message-ID: References: <6f28ccf3-ea27-9d5e-bd67-14f7729f713f@linaro.org> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <6f28ccf3-ea27-9d5e-bd67-14f7729f713f@linaro.org> X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1748233305024836321?= X-GMAIL-MSGID: =?utf-8?q?1748233305024836321?= Add new compatible string for MT7986 PWM and list compatible units for existing entries. Also make sure the number of pwm1-X clocks is listed for all supported units. Signed-off-by: Daniel Golle --- .../devicetree/bindings/pwm/pwm-mediatek.txt | 20 +++++++++++-------- 1 file changed, 12 insertions(+), 8 deletions(-) diff --git a/Documentation/devicetree/bindings/pwm/pwm-mediatek.txt b/Documentation/devicetree/bindings/pwm/pwm-mediatek.txt index 554c96b6d0c3e0..952a338e06e7c5 100644 --- a/Documentation/devicetree/bindings/pwm/pwm-mediatek.txt +++ b/Documentation/devicetree/bindings/pwm/pwm-mediatek.txt @@ -2,14 +2,15 @@ MediaTek PWM controller Required properties: - compatible: should be "mediatek,-pwm": - - "mediatek,mt2712-pwm": found on mt2712 SoC. + - "mediatek,mt2712-pwm", "mediatek,mt6795-pwm": found on mt2712 SoC. - "mediatek,mt6795-pwm": found on mt6795 SoC. - - "mediatek,mt7622-pwm": found on mt7622 SoC. - - "mediatek,mt7623-pwm": found on mt7623 SoC. + - "mediatek,mt7622-pwm", "mediatek,mt8195-pwm", "mediatek,mt8183-pwm", "mediatek,mt7986-pwm": found on mt7622 SoC. + - "mediatek,mt7623-pwm", "mediatek,mt7628-pwm": found on mt7623 SoC. - "mediatek,mt7628-pwm": found on mt7628 SoC. - "mediatek,mt7629-pwm": found on mt7629 SoC. - - "mediatek,mt8183-pwm": found on mt8183 SoC. - - "mediatek,mt8195-pwm", "mediatek,mt8183-pwm": found on mt8195 SoC. + - "mediatek,mt7986-pwm": found on mt7986 SoC. + - "mediatek,mt8183-pwm", "mediatek,mt7986-pwm": found on mt8183 SoC. + - "mediatek,mt8195-pwm", "mediatek,mt8183-pwm", "mediatek,mt7986-pwm": found on mt8195 SoC. - "mediatek,mt8365-pwm": found on mt8365 SoC. - "mediatek,mt8516-pwm": found on mt8516 SoC. - reg: physical base address and length of the controller's registers. @@ -20,11 +21,14 @@ Required properties: has no clocks - "top": the top clock generator - "main": clock used by the PWM core + - "pwm1" : the PWM1 clock for mt7629 + - "pwm1-2": the two per PWM clocks for mt7986 - "pwm1-3": the three per PWM clocks for mt8365 - - "pwm1-8": the eight per PWM clocks for mt2712 + - "pwm1-4": the four per PWM clocks for mt7628 or mt8183 + - "pwm1-5": the five per PWM clocks for mt7623 or mt8516 - "pwm1-6": the six per PWM clocks for mt7622 - - "pwm1-5": the five per PWM clocks for mt7623 - - "pwm1" : the PWM1 clock for mt7629 + - "pwm1-7": the seven per PWM clocks for mt6795 + - "pwm1-8": the eight per PWM clocks for mt2712 - pinctrl-names: Must contain a "default" entry. - pinctrl-0: One property must exist for each entry in pinctrl-names. See pinctrl/pinctrl-bindings.txt for details of the property values.