From patchwork Fri Jun 16 18:57:40 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 109301 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp1554436vqr; Fri, 16 Jun 2023 12:03:03 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ4QbxuMWUtpXYEv6WYA4z2ONVyJmPkD09QkNCh+fXd97i31SVU/F1EETPSWPA8/9jMtUKpB X-Received: by 2002:a92:cb50:0:b0:342:6f0:d1e9 with SMTP id f16-20020a92cb50000000b0034206f0d1e9mr169896ilq.26.1686942183483; Fri, 16 Jun 2023 12:03:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1686942183; cv=none; d=google.com; s=arc-20160816; b=BAG5HeqPXOXZt8K5Xo+FL3/Xct49YZyeFdxWIOjua4mwjLMtOYViXzatCpRm6yMGtN hOsLUpjYV+XSLovpoYv5ys8UXgfWwiqdf9Jo+SAjNbI0/1ExGC9z6TxbcLyD0S13RE+S SIYGPilftVOre1WSFm7SNItoq68h3d2YqyO+2wIthWSiS2+LlpB9pEUCdUSHX7vchAIp szX/0CObuia8imNPsonhNDr1Q9yWxBsWJYZ7dh9yFTEt2mHN7nw4gzrejM2iX0L+EPIw 6t1Z5sOyyPaTU1/78eoMMWCsYg9ZkggZQsdnCxtKU97a6UM40QF3nFkC1+Y2xyahVdUU FAEA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=CKTz+ECJJ1xR/6J7416GLcEdSbydcxFm07UhQz5Pzj8=; b=z6pQn/ZMiTcuqOFIZKDNttsUtIymdeNr4YVB2ndDVTB82WWkwdOwdIbtdfDp/Ko/wg vbOdJHjODC04c7Irzo+lr+n2gR1ZYDkFTY59u3N7JVmuLF21WvAq0q59DgXIjoPWTHCg pyMkYcW0Ba35Ld94M/25BpqOvVt2unpEQABwCPBk2CTK2JI/gAHsurKTOqBZWmSFmuE2 HnIr0jzEzoAsMQm/9fUNHavD+7Eht8QQTRKS5SKx/IGo7YIYDTgKe3LShysBDNVyCLWz hdOux9BFrkxF+ZHkPX3O3vNDzkyaR8tto6JeG3QkR+0YopXThnLC9lexDWROTuyhxsD/ NCJw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="P/hhpPQe"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id n5-20020a637205000000b005533c53f40esi1472351pgc.69.2023.06.16.12.02.50; Fri, 16 Jun 2023 12:03:03 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="P/hhpPQe"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345614AbjFPS6N (ORCPT + 99 others); Fri, 16 Jun 2023 14:58:13 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37684 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345397AbjFPS6D (ORCPT ); Fri, 16 Jun 2023 14:58:03 -0400 Received: from mail-ej1-x634.google.com (mail-ej1-x634.google.com [IPv6:2a00:1450:4864:20::634]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id F13BC35AD for ; Fri, 16 Jun 2023 11:57:52 -0700 (PDT) Received: by mail-ej1-x634.google.com with SMTP id a640c23a62f3a-985fd30ef48so157331866b.2 for ; Fri, 16 Jun 2023 11:57:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1686941871; x=1689533871; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=CKTz+ECJJ1xR/6J7416GLcEdSbydcxFm07UhQz5Pzj8=; b=P/hhpPQeVTpVKWg+DfW5P0kXKCfMvVHT/CIq8yTb/levXeSzttr564zo9k0qr/pDGb tIze5nXvZM/fCKX2YMaAr7fv6aItU3jtpn1pP7LSXwEhaC8yCidh5z4oSNu+EEh59Mr7 t0PKzz6tLT5lwop60yS45NaDbJmkTXZyHB/9uy7MAExTMKptMVrnBHAO5XUAM+K8LBYU g4dYm3ml03ex9ln74r6/Rv0NQV5y7x0OmSTxWOaWu9rkKDT/OJt7UjhT+kKzl2i5mN1x 1U+rT2Db0BSh6Fd4PUXJPjlXFuOHVM717ozfHhzHkKlUDKTEXDCD56O567BFewCCSSg1 NTSQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1686941871; x=1689533871; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=CKTz+ECJJ1xR/6J7416GLcEdSbydcxFm07UhQz5Pzj8=; b=lE/SDDP0NrdB/AmSQSWKeoy7aHEo+fOhQ2l5mRUB+ivZ9VW6M+ajavpC/bPaYD3XDm HB+ucvrQWaRGZvkf50oIucJ1wGSLR9GibrnR3mLaFeevkwQOctdX5t2FQx5lKnNU37JO eAhyaI1YytchNwwTkBGjnA/FnxY6qtSZrgr+MtHqZzmIVYzSBwaXQ0Sl2V4nkzdGjwAB 4PzU7OezgL/Wd39nrdhWpMcv1dgky39QCvcXLDXwIym59tM0B0Dd8K06aKqa5kQEWjAC bTLTAcni+VESiuDa6hbloqtmi46EsvSN2qyxElSeNj6DfrZ6YkUlBIEA+TS1ak/32twc tk5g== X-Gm-Message-State: AC+VfDxVyhnyKRPW0j+kU3N9tTq/8+PPt+MFRlWPRVxRKP9ZtsU+UQsc nN64wkB+PXCgWq/Q30Uj6DL42A== X-Received: by 2002:a17:907:2689:b0:965:9602:1f07 with SMTP id bn9-20020a170907268900b0096596021f07mr2988204ejc.39.1686941871070; Fri, 16 Jun 2023 11:57:51 -0700 (PDT) Received: from krzk-bin.. ([178.197.219.26]) by smtp.gmail.com with ESMTPSA id e24-20020a170906081800b009786c8249d6sm11284606ejd.175.2023.06.16.11.57.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 16 Jun 2023 11:57:50 -0700 (PDT) From: Krzysztof Kozlowski To: Bjorn Andersson , Andy Gross , Konrad Dybcio , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon , Srinivas Kandagatla , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Krzysztof Kozlowski Subject: [PATCH 1/3] dt-bindings: pinctrl: qcom,sm8350-lpass-lpi: add SM8350 LPASS TLMM Date: Fri, 16 Jun 2023 20:57:40 +0200 Message-Id: <20230616185742.2250452-1-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1768887087189848783?= X-GMAIL-MSGID: =?utf-8?q?1768887087189848783?= Add bidings for pin controller in SM8350 Low Power Audio SubSystem (LPASS). Signed-off-by: Krzysztof Kozlowski --- .../qcom,sm8350-lpass-lpi-pinctrl.yaml | 144 ++++++++++++++++++ 1 file changed, 144 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/qcom,sm8350-lpass-lpi-pinctrl.yaml diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sm8350-lpass-lpi-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sm8350-lpass-lpi-pinctrl.yaml new file mode 100644 index 000000000000..0fb2002772b9 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sm8350-lpass-lpi-pinctrl.yaml @@ -0,0 +1,144 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/qcom,sm8350-lpass-lpi-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm SM8350 SoC LPASS LPI TLMM + +maintainers: + - Krzysztof Kozlowski + - Srinivas Kandagatla + +description: + Top Level Mode Multiplexer pin controller in the Low Power Audio SubSystem + (LPASS) Low Power Island (LPI) of Qualcomm SM8350 SoC. + +properties: + compatible: + const: qcom,sm8350-lpass-lpi-pinctrl + + reg: + items: + - description: LPASS LPI TLMM Control and Status registers + - description: LPASS LPI MCC registers + + clocks: + items: + - description: LPASS Core voting clock + - description: LPASS Audio voting clock + + clock-names: + items: + - const: core + - const: audio + + gpio-controller: true + + "#gpio-cells": + description: Specifying the pin number and flags, as defined in + include/dt-bindings/gpio/gpio.h + const: 2 + + gpio-ranges: + maxItems: 1 + +patternProperties: + "-state$": + oneOf: + - $ref: "#/$defs/qcom-sm8350-lpass-state" + - patternProperties: + "-pins$": + $ref: "#/$defs/qcom-sm8350-lpass-state" + additionalProperties: false + +$defs: + qcom-sm8350-lpass-state: + type: object + description: + Pinctrl node's client devices use subnodes for desired pin configuration. + Client device subnodes use below standard properties. + $ref: /schemas/pinctrl/pincfg-node.yaml + + properties: + pins: + description: + List of gpio pins affected by the properties specified in this + subnode. + items: + pattern: "^gpio([0-9]|1[0-9]|2[0-2])$" + + function: + enum: [ dmic1_clk, dmic1_data, dmic2_clk, dmic2_data, dmic3_clk, + dmic3_data, dmic4_clk, dmic4_data, ext_mclk1_a, ext_mclk1_b, + ext_mclk1_c, ext_mclk1_d, ext_mclk1_e, gpio, i2s0_clk, + i2s0_data, i2s0_ws, i2s1_clk, i2s1_data, i2s1_ws, i2s2_clk, + i2s2_data, i2s2_ws, i2s3_clk, i2s3_data, i2s3_ws, i2s4_clk, + i2s4_data, i2s4_ws, slimbus_clk, slimbus_data, swr_rx_clk, + swr_rx_data, swr_tx_clk, swr_tx_data, wsa_swr_clk, + wsa_swr_data, wsa2_swr_clk, wsa2_swr_data ] + description: + Specify the alternative function to be configured for the specified + pins. + + drive-strength: + enum: [2, 4, 6, 8, 10, 12, 14, 16] + default: 2 + description: + Selects the drive strength for the specified pins, in mA. + + slew-rate: + enum: [0, 1, 2, 3] + default: 0 + description: | + 0: No adjustments + 1: Higher Slew rate (faster edges) + 2: Lower Slew rate (slower edges) + 3: Reserved (No adjustments) + + bias-bus-hold: true + bias-pull-down: true + bias-pull-up: true + bias-disable: true + input-enable: true + output-high: true + output-low: true + + required: + - pins + - function + + additionalProperties: false + +allOf: + - $ref: pinctrl.yaml# + +required: + - compatible + - reg + - clocks + - clock-names + - gpio-controller + - "#gpio-cells" + - gpio-ranges + +additionalProperties: false + +examples: + - | + #include + + lpass_tlmm: pinctrl@33c0000 { + compatible = "qcom,sm8350-lpass-lpi-pinctrl"; + reg = <0x033c0000 0x20000>, + <0x03550000 0x10000>; + + clocks = <&q6afecc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6afecc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>; + clock-names = "core", "audio"; + + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&lpass_tlmm 0 0 15>; + + }; From patchwork Fri Jun 16 18:57:41 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 109307 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp1562371vqr; Fri, 16 Jun 2023 12:17:01 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ49rMyIrXWnLm8TQ1vQ07vAaZA9m5N9NnaMnCQsONE8m7pgAU7tnXt+6ehFxUEco4nov7pH X-Received: by 2002:a05:6a00:1a56:b0:65b:38b2:8d4b with SMTP id h22-20020a056a001a5600b0065b38b28d4bmr3451841pfv.29.1686943020824; Fri, 16 Jun 2023 12:17:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1686943020; cv=none; d=google.com; s=arc-20160816; b=RDeQ1Yh1F5UxrhQUkYz2epXnvYTb7b1yVXiAlO6TfHWKXRj1/4ffVkKsnfYAw1fDYq uRUUDZc0xzga3ySYFSXsCJeeOwKa6i5AttAiU0yRb7eZvTJZevkYdFXUWpPOFOE3szEQ BUhoYn5ZZOn4nlrVQG6BKrFmgyRKNyHavMWH5otTX1YIfcfdlWQ92X+nELluRvLqIkJ1 xEqhxfj7AjhPAwH2pRIYbvtlfS4b3Zstlynl+fmJfFHDj27m7WRRY6dc8JSTr7/9pbyE FBcAEIwslEhdvrQyUaEAsLOCRKmCYo8KS5elFskSsTgesfAXA1Bec9cs/gvRkbAUMuGB BTnQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Vv6WItjkSwtuOqt53XrAUdwxV+bkrz4Ru5MMAFuDWbY=; b=qk4HMumR2EERZiJDj8MdAkHd0+8WglXDTAm1zs32gwX/mc4IBlsUfww+U7re/S+7gB EdWQ83ojLjVnwA1VKSjwkXgD+ADccY9NDk5NB1lGMy1bCs/7rlU73N1VLI8Ilj2a1Svf lz922wn1sUGhOoOKDKSxIlyFTwyadYWO96jpsX2wa3wIYhoECta16FdU9ZimIdLJKp6i 9Nk/K6HZVH663rxU38PhHtPbT+OV25juA/z0iORFt5wh/vCKmhvgnAXRjmttkxTKpami k1gv/q+TOBLF73GxyLURmQumq1K5F0/KjV2Jn4iLB4tNCYf6oPGv0JyYc+3Y6czMu+JL jmHg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=dkqilJm8; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id f10-20020a63de0a000000b0053011490008si12338861pgg.885.2023.06.16.12.16.40; Fri, 16 Jun 2023 12:17:00 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=dkqilJm8; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231725AbjFPS6X (ORCPT + 99 others); Fri, 16 Jun 2023 14:58:23 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37782 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345595AbjFPS6G (ORCPT ); Fri, 16 Jun 2023 14:58:06 -0400 Received: from mail-ej1-x62f.google.com (mail-ej1-x62f.google.com [IPv6:2a00:1450:4864:20::62f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7BA713C06 for ; Fri, 16 Jun 2023 11:57:54 -0700 (PDT) Received: by mail-ej1-x62f.google.com with SMTP id a640c23a62f3a-9864bcd4e35so136480466b.1 for ; Fri, 16 Jun 2023 11:57:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1686941872; x=1689533872; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Vv6WItjkSwtuOqt53XrAUdwxV+bkrz4Ru5MMAFuDWbY=; b=dkqilJm8OwFBy/9I+c04xWLxmSwkJWe0ubI+C345YofO94kNXdvufyfmJ2hBzMqjcz ZZikwd6S9fC1phQluy5Pz6JFSLveuNinsy/ov8YhWCyc5S/GjV8aRJIJh20VfUTQ7ua1 mKcouUQepk1//YFXbmfH1FmFK8ijHtoQ1SDLdaO6m9/vuzPOLPOB79JeL2iovgY+Qb5C MVGfzEBXRHS4KDne0Yr1fyUq3wQ0Ch0/zT0DHv8Rz18W+hY6txaDhE65PVt2iJBeS67g 2MH2OvIT+O0KxzlNYpkY5VKK1QbzaWg+MbNnN+PfpcIQGsCPzc3SzP/iPTOjkSjaHxAl EohA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1686941872; x=1689533872; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Vv6WItjkSwtuOqt53XrAUdwxV+bkrz4Ru5MMAFuDWbY=; b=ZCSXNBI/2SQyxJm5Vpy3O8na9/xhh9S4ij0veI6R6yJwZkECdj2WKq3zXM7G3TJrg+ E/DC1AaFcu4EKJb3FPc9GFqqyckrZY5kijhRSV9dckVvnaZLXN2QFX/pZOuG5kf5DRvs ZfH3S3VP4HbY0gZJRlCXXk4kUUE4VscsCFOtGAFjKFv/9Td7IRpAfdKCk3AEYmSjaTpG a/sPWwwmxi4XUrvb5n+vSn1xlNYHr1/uz2u7qgnrLo6DCg7G5CGfjv56SZGtJNsrfQuL G8G4LQHkIUYISiFN7iuHduUj35SO9+fCanA7utvo2N1LcVKus9WX9UoNUPezm77UMwhA el6Q== X-Gm-Message-State: AC+VfDwUYeWvsYlAzViKHJ7WMK4LoTKUAJuDwHdG7HPiTmm86nK4BSlm AdrlAFbECX3VaJDGzXoTHF3XlQ== X-Received: by 2002:a17:907:6095:b0:94f:6058:4983 with SMTP id ht21-20020a170907609500b0094f60584983mr3019695ejc.76.1686941872648; Fri, 16 Jun 2023 11:57:52 -0700 (PDT) Received: from krzk-bin.. ([178.197.219.26]) by smtp.gmail.com with ESMTPSA id e24-20020a170906081800b009786c8249d6sm11284606ejd.175.2023.06.16.11.57.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 16 Jun 2023 11:57:52 -0700 (PDT) From: Krzysztof Kozlowski To: Bjorn Andersson , Andy Gross , Konrad Dybcio , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon , Srinivas Kandagatla , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Krzysztof Kozlowski Subject: [PATCH 2/3] pinctrl: qcom: sm8350-lpass-lpi: add SM8350 LPASS TLMM Date: Fri, 16 Jun 2023 20:57:41 +0200 Message-Id: <20230616185742.2250452-2-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230616185742.2250452-1-krzysztof.kozlowski@linaro.org> References: <20230616185742.2250452-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1768887964938498687?= X-GMAIL-MSGID: =?utf-8?q?1768887964938498687?= Add driver for pin controller in Low Power Audio SubSystem (LPASS). The driver is similar to SM8450 LPASS pin controller, with difference in one new pin (gpio14). Signed-off-by: Krzysztof Kozlowski --- drivers/pinctrl/qcom/Kconfig | 10 ++ drivers/pinctrl/qcom/Makefile | 1 + .../pinctrl/qcom/pinctrl-sm8350-lpass-lpi.c | 167 ++++++++++++++++++ 3 files changed, 178 insertions(+) create mode 100644 drivers/pinctrl/qcom/pinctrl-sm8350-lpass-lpi.c diff --git a/drivers/pinctrl/qcom/Kconfig b/drivers/pinctrl/qcom/Kconfig index 634c75336983..9c43bc05c447 100644 --- a/drivers/pinctrl/qcom/Kconfig +++ b/drivers/pinctrl/qcom/Kconfig @@ -77,6 +77,16 @@ config PINCTRL_SM8250_LPASS_LPI Qualcomm Technologies Inc LPASS (Low Power Audio SubSystem) LPI (Low Power Island) found on the Qualcomm Technologies Inc SM8250 platform. +config PINCTRL_SM3550_LPASS_LPI + tristate "Qualcomm Technologies Inc SM8350 LPASS LPI pin controller driver" + depends on ARM64 || COMPILE_TEST + depends on PINCTRL_LPASS_LPI + help + This is the pinctrl, pinmux, pinconf and gpiolib driver for the + Qualcomm Technologies Inc LPASS (Low Power Audio SubSystem) LPI + (Low Power Island) found on the Qualcomm Technologies Inc SM8350 + platform. + config PINCTRL_SM8450_LPASS_LPI tristate "Qualcomm Technologies Inc SM8450 LPASS LPI pin controller driver" depends on ARM64 || COMPILE_TEST diff --git a/drivers/pinctrl/qcom/Makefile b/drivers/pinctrl/qcom/Makefile index 426ddbf35f32..76ffcfbffc8e 100644 --- a/drivers/pinctrl/qcom/Makefile +++ b/drivers/pinctrl/qcom/Makefile @@ -52,6 +52,7 @@ obj-$(CONFIG_PINCTRL_SM8150) += pinctrl-sm8150.o obj-$(CONFIG_PINCTRL_SM8250) += pinctrl-sm8250.o obj-$(CONFIG_PINCTRL_SM8250_LPASS_LPI) += pinctrl-sm8250-lpass-lpi.o obj-$(CONFIG_PINCTRL_SM8350) += pinctrl-sm8350.o +obj-$(CONFIG_PINCTRL_SM8350_LPASS_LPI) += pinctrl-sm8350-lpass-lpi.o obj-$(CONFIG_PINCTRL_SM8450) += pinctrl-sm8450.o obj-$(CONFIG_PINCTRL_SM8450_LPASS_LPI) += pinctrl-sm8450-lpass-lpi.o obj-$(CONFIG_PINCTRL_SM8550) += pinctrl-sm8550.o diff --git a/drivers/pinctrl/qcom/pinctrl-sm8350-lpass-lpi.c b/drivers/pinctrl/qcom/pinctrl-sm8350-lpass-lpi.c new file mode 100644 index 000000000000..23cce59d1a95 --- /dev/null +++ b/drivers/pinctrl/qcom/pinctrl-sm8350-lpass-lpi.c @@ -0,0 +1,167 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) 2016-2019, The Linux Foundation. All rights reserved. + * Copyright (c) 20202-2023 Linaro Ltd. + */ + +#include +#include +#include + +#include "pinctrl-lpass-lpi.h" + +enum lpass_lpi_functions { + LPI_MUX_dmic1_clk, + LPI_MUX_dmic1_data, + LPI_MUX_dmic2_clk, + LPI_MUX_dmic2_data, + LPI_MUX_dmic3_clk, + LPI_MUX_dmic3_data, + LPI_MUX_i2s1_clk, + LPI_MUX_i2s1_data, + LPI_MUX_i2s1_ws, + LPI_MUX_i2s2_clk, + LPI_MUX_i2s2_data, + LPI_MUX_i2s2_ws, + LPI_MUX_qua_mi2s_data, + LPI_MUX_qua_mi2s_sclk, + LPI_MUX_qua_mi2s_ws, + LPI_MUX_swr_rx_clk, + LPI_MUX_swr_rx_data, + LPI_MUX_swr_tx_clk, + LPI_MUX_swr_tx_data, + LPI_MUX_swr_tx_data2, + LPI_MUX_wsa_swr_clk, + LPI_MUX_wsa_swr_data, + LPI_MUX_gpio, + LPI_MUX__, +}; + +static int gpio0_pins[] = { 0 }; +static int gpio1_pins[] = { 1 }; +static int gpio2_pins[] = { 2 }; +static int gpio3_pins[] = { 3 }; +static int gpio4_pins[] = { 4 }; +static int gpio5_pins[] = { 5 }; +static int gpio6_pins[] = { 6 }; +static int gpio7_pins[] = { 7 }; +static int gpio8_pins[] = { 8 }; +static int gpio9_pins[] = { 9 }; +static int gpio10_pins[] = { 10 }; +static int gpio11_pins[] = { 11 }; +static int gpio12_pins[] = { 12 }; +static int gpio13_pins[] = { 13 }; +static int gpio14_pins[] = { 14 }; + +static const struct pinctrl_pin_desc sm8350_lpi_pins[] = { + PINCTRL_PIN(0, "gpio0"), + PINCTRL_PIN(1, "gpio1"), + PINCTRL_PIN(2, "gpio2"), + PINCTRL_PIN(3, "gpio3"), + PINCTRL_PIN(4, "gpio4"), + PINCTRL_PIN(5, "gpio5"), + PINCTRL_PIN(6, "gpio6"), + PINCTRL_PIN(7, "gpio7"), + PINCTRL_PIN(8, "gpio8"), + PINCTRL_PIN(9, "gpio9"), + PINCTRL_PIN(10, "gpio10"), + PINCTRL_PIN(11, "gpio11"), + PINCTRL_PIN(12, "gpio12"), + PINCTRL_PIN(13, "gpio13"), + PINCTRL_PIN(14, "gpio14"), +}; + +static const char * const swr_tx_clk_groups[] = { "gpio0" }; +static const char * const swr_tx_data_groups[] = { "gpio1", "gpio2", "gpio5", "gpio14" }; +static const char * const swr_rx_clk_groups[] = { "gpio3" }; +static const char * const swr_rx_data_groups[] = { "gpio4", "gpio5" }; +static const char * const dmic1_clk_groups[] = { "gpio6" }; +static const char * const dmic1_data_groups[] = { "gpio7" }; +static const char * const dmic2_clk_groups[] = { "gpio8" }; +static const char * const dmic2_data_groups[] = { "gpio9" }; +static const char * const i2s2_clk_groups[] = { "gpio10" }; +static const char * const i2s2_ws_groups[] = { "gpio11" }; +static const char * const dmic3_clk_groups[] = { "gpio12" }; +static const char * const dmic3_data_groups[] = { "gpio13" }; +static const char * const qua_mi2s_sclk_groups[] = { "gpio0" }; +static const char * const qua_mi2s_ws_groups[] = { "gpio1" }; +static const char * const qua_mi2s_data_groups[] = { "gpio2", "gpio3", "gpio4" }; +static const char * const i2s1_clk_groups[] = { "gpio6" }; +static const char * const i2s1_ws_groups[] = { "gpio7" }; +static const char * const i2s1_data_groups[] = { "gpio8", "gpio9" }; +static const char * const wsa_swr_clk_groups[] = { "gpio10" }; +static const char * const wsa_swr_data_groups[] = { "gpio11" }; +static const char * const i2s2_data_groups[] = { "gpio12", "gpio12" }; + +static const struct lpi_pingroup sm8350_groups[] = { + LPI_PINGROUP(0, 0, swr_tx_clk, qua_mi2s_sclk, _, _), + LPI_PINGROUP(1, 2, swr_tx_data, qua_mi2s_ws, _, _), + LPI_PINGROUP(2, 4, swr_tx_data, qua_mi2s_data, _, _), + LPI_PINGROUP(3, 8, swr_rx_clk, qua_mi2s_data, _, _), + LPI_PINGROUP(4, 10, swr_rx_data, qua_mi2s_data, _, _), + LPI_PINGROUP(5, 12, swr_tx_data, swr_rx_data, _, _), + LPI_PINGROUP(6, LPI_NO_SLEW, dmic1_clk, i2s1_clk, _, _), + LPI_PINGROUP(7, LPI_NO_SLEW, dmic1_data, i2s1_ws, _, _), + LPI_PINGROUP(8, LPI_NO_SLEW, dmic2_clk, i2s1_data, _, _), + LPI_PINGROUP(9, LPI_NO_SLEW, dmic2_data, i2s1_data, _, _), + LPI_PINGROUP(10, 16, i2s2_clk, wsa_swr_clk, _, _), + LPI_PINGROUP(11, 18, i2s2_ws, wsa_swr_data, _, _), + LPI_PINGROUP(12, LPI_NO_SLEW, dmic3_clk, i2s2_data, _, _), + LPI_PINGROUP(13, LPI_NO_SLEW, dmic3_data, i2s2_data, _, _), + LPI_PINGROUP(14, 6, swr_rx_data, _, _, _), +}; + +static const struct lpi_function sm8350_functions[] = { + LPI_FUNCTION(dmic1_clk), + LPI_FUNCTION(dmic1_data), + LPI_FUNCTION(dmic2_clk), + LPI_FUNCTION(dmic2_data), + LPI_FUNCTION(dmic3_clk), + LPI_FUNCTION(dmic3_data), + LPI_FUNCTION(i2s1_clk), + LPI_FUNCTION(i2s1_data), + LPI_FUNCTION(i2s1_ws), + LPI_FUNCTION(i2s2_clk), + LPI_FUNCTION(i2s2_data), + LPI_FUNCTION(i2s2_ws), + LPI_FUNCTION(qua_mi2s_data), + LPI_FUNCTION(qua_mi2s_sclk), + LPI_FUNCTION(qua_mi2s_ws), + LPI_FUNCTION(swr_rx_clk), + LPI_FUNCTION(swr_rx_data), + LPI_FUNCTION(swr_tx_clk), + LPI_FUNCTION(swr_tx_data), + LPI_FUNCTION(wsa_swr_clk), + LPI_FUNCTION(wsa_swr_data), +}; + +static const struct lpi_pinctrl_variant_data sm8350_lpi_data = { + .pins = sm8350_lpi_pins, + .npins = ARRAY_SIZE(sm8350_lpi_pins), + .groups = sm8350_groups, + .ngroups = ARRAY_SIZE(sm8350_groups), + .functions = sm8350_functions, + .nfunctions = ARRAY_SIZE(sm8350_functions), +}; + +static const struct of_device_id lpi_pinctrl_of_match[] = { + { + .compatible = "qcom,sm8350-lpass-lpi-pinctrl", + .data = &sm8350_lpi_data, + }, + { } +}; +MODULE_DEVICE_TABLE(of, lpi_pinctrl_of_match); + +static struct platform_driver lpi_pinctrl_driver = { + .driver = { + .name = "qcom-sm8350-lpass-lpi-pinctrl", + .of_match_table = lpi_pinctrl_of_match, + }, + .probe = lpi_pinctrl_probe, + .remove = lpi_pinctrl_remove, +}; + +module_platform_driver(lpi_pinctrl_driver); +MODULE_DESCRIPTION("QTI SM8350 LPI GPIO pin control driver"); +MODULE_LICENSE("GPL"); From patchwork Fri Jun 16 18:57:42 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 109303 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp1555152vqr; Fri, 16 Jun 2023 12:04:09 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7AjyhFfmDHj3UsZKzC6Aa5fAYfrltfM5JbYk+SsR+5ozXYbiRpwMi4p0nln7wMb6vmaoDk X-Received: by 2002:a17:902:ea83:b0:1b0:7c3c:31f9 with SMTP id x3-20020a170902ea8300b001b07c3c31f9mr2232519plb.53.1686942248931; Fri, 16 Jun 2023 12:04:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1686942248; cv=none; d=google.com; s=arc-20160816; b=UD5os3gs8dCFu9spfs87j4SqEPfkgmNIKqsKDv406cfq2oQgMCEe6CQtmAqFCFprqd e9PPv/SLxttYAELEE6ZoDy5QzyQ2AftDVN7DX1gWJ32ST6xnzickn3y0KWyVAwoOKI0x GRbHCJpfrLKJLR8Dnv5LZWWlS6FyMmYjOQHdrEkPQmrEbEPyvdmCCXkj7WEzojS/EPq8 5tH80fxddLH76eICQ1kf4aFtwzDj6eAWhA/s19+fPN9nMmgWHnt81LPagNV+6wgHi+7v rC+wJtbFs27lu42NNpWvJYunf95x34r8kj/pdAwuJLEEdYdJeKgmoGelgywyowQ75OGz kB1Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=61umBmg2BApgGh44k/qhSBzIuw5tO2M1QtMIll9DTRk=; b=wmvBpWyJgm6Sx+nZ0EZoqrlNBwnXBOYB6ZkY+JycQj3GNinVfv4DGhzcwA0Or170fD gVoKug/j/tvi4I95as0xpcffnxcpoh/KVfa9evOlZ/1pUc/yHRTXP7KoGYBvSQA4xDCy tEDnMYjwGzAvKbHkD9H/HxtfoP+6KJhs00ENM/Cmrl6gPjbWHYJgdOI5/pA/FkXJXTk7 cC+ltJZRkxVQ4+zt3Lv97neYa0jCHcG4nDaRwj+mGTcKOSU6pJkoKYtOf4XCdFgolWst PYTlgyjo951nCZgDd7YTwdq4Snmt8HbFQ4vk21tH8yX/Aq3atEiZP7+F/SmK3Lymo/2f 3ucg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=cMqT+Pcr; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id n2-20020a170902d2c200b001b3d8ac8dacsi9796250plc.47.2023.06.16.12.03.55; Fri, 16 Jun 2023 12:04:08 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=cMqT+Pcr; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345565AbjFPS6S (ORCPT + 99 others); Fri, 16 Jun 2023 14:58:18 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37840 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345310AbjFPS6J (ORCPT ); Fri, 16 Jun 2023 14:58:09 -0400 Received: from mail-ed1-x52b.google.com (mail-ed1-x52b.google.com [IPv6:2a00:1450:4864:20::52b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EA3CB3C13 for ; Fri, 16 Jun 2023 11:57:55 -0700 (PDT) Received: by mail-ed1-x52b.google.com with SMTP id 4fb4d7f45d1cf-5189f49c315so1279483a12.2 for ; Fri, 16 Jun 2023 11:57:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1686941874; x=1689533874; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=61umBmg2BApgGh44k/qhSBzIuw5tO2M1QtMIll9DTRk=; b=cMqT+PcrzYBUsZpNqq+U7hbGJmxVSENEGfz3347gTVzAn7BvDtxHkZ9uGULoZdd7hy cgQRNsHw5WWNSfUb1g9AYigaBVJTiyIps2tstud+kRit/Fw24Ctf5ywetPV8rn8qcuoZ VMmQtmEwTCKpkrTUMJbULSrkcsvsjdBO7w4VHiTFFWCMZwXgahRtbP2sS9FcsdXDPnd5 wTIWmV4LacbgADwCYDbncVKh9864/iFd+P44PiqQXBu/xbById0YB6I9CP1h4bktRRaf GHqacL8ji/W5JBRMHxRwafW3mQPD9VMv1aalUI7845iFT4qylOjwWrahtDqzCTiD4EWW pUyg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1686941874; x=1689533874; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=61umBmg2BApgGh44k/qhSBzIuw5tO2M1QtMIll9DTRk=; b=XNRR9YG6mYrfoORHsFkvEDNwvyfJruFQa9I2AS1uJKdspfCAVBf4VXt1iaLYZv54g1 /jGB0o4xQyTyMW4oz/tnG/zm2XPGIAFRMfhOLqKRMHcENyi5b41O/jOkuFbLk+lrEg1D 41hkX/hNuQ8QtK8X5RYPZnllHAdwaos1JmUX/f069yhWetXGPsReAyFOcC3/a++xVOrm NzUDUyyjg/oTUoXzKbEkiHhqjBBB603l4a26WayOZISv0KIGIbUq0eemCIDL1KuXJhr/ +uQAKEx+PRpvPsI9XJ43r6qkVdYr4bBHCcSsLOOmGGGVhqbwLvFUKSfmTEw2P4GQQQTx u+Wg== X-Gm-Message-State: AC+VfDwsaPWub5CFv49dPMLY4vJmNhHhwubJVup4FLjjmkpZADi2dGun 55nIIIATEPUmy+47cnPOzG0Myg== X-Received: by 2002:a17:906:594e:b0:973:e4c2:2be9 with SMTP id g14-20020a170906594e00b00973e4c22be9mr2282958ejr.33.1686941874395; Fri, 16 Jun 2023 11:57:54 -0700 (PDT) Received: from krzk-bin.. ([178.197.219.26]) by smtp.gmail.com with ESMTPSA id e24-20020a170906081800b009786c8249d6sm11284606ejd.175.2023.06.16.11.57.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 16 Jun 2023 11:57:54 -0700 (PDT) From: Krzysztof Kozlowski To: Bjorn Andersson , Andy Gross , Konrad Dybcio , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon , Srinivas Kandagatla , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Krzysztof Kozlowski Subject: [PATCH 3/3] arm64: defconfig: enable Qualcomm SM8350 LPASS pinctrl Date: Fri, 16 Jun 2023 20:57:42 +0200 Message-Id: <20230616185742.2250452-3-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230616185742.2250452-1-krzysztof.kozlowski@linaro.org> References: <20230616185742.2250452-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1768887155553315716?= X-GMAIL-MSGID: =?utf-8?q?1768887155553315716?= Enable the Qualcomm SM8350 LPASS TLMM pin controller driver for providing GPIOs/pins for audio block on SM8350 based boards (e.g. HDK8350). Signed-off-by: Krzysztof Kozlowski Acked-by: Linus Walleij --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 57c6b7bb88d4..b7b2b51a4251 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -593,6 +593,7 @@ CONFIG_PINCTRL_SM8150=y CONFIG_PINCTRL_SM8250=y CONFIG_PINCTRL_SM8250_LPASS_LPI=m CONFIG_PINCTRL_SM8350=y +CONFIG_PINCTRL_SM8350_LPASS_LPI=m CONFIG_PINCTRL_SM8450=y CONFIG_PINCTRL_SM8450_LPASS_LPI=m CONFIG_PINCTRL_SC8280XP_LPASS_LPI=m