From patchwork Mon May 29 17:05:31 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sebastian Reichel X-Patchwork-Id: 100369 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp1661635vqr; Mon, 29 May 2023 10:14:29 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6SCHhaemtD7RblBlYxgX6RjQhcS1baGW1mDEiQT98plnoCcauxImRQdC36qT4JMyY1yq49 X-Received: by 2002:a05:6a00:2411:b0:64c:c453:244f with SMTP id z17-20020a056a00241100b0064cc453244fmr360991pfh.15.1685380468963; Mon, 29 May 2023 10:14:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1685380468; cv=none; d=google.com; s=arc-20160816; b=yKLkB/NsDiqZWOugwY4A/8RVGp+er6Mov/IQRaJFQ0+5N/38SEJp2Wjwwfai1FC93N 3ErxNI1uvplgcyFzAaKbgw2b2bAiGd7uYRSulMZcNp7lCe09uqQjmRh8kamjCltY55yR i6vCN9dblxyYPQbJSgqg7pHoIgAO+9enA4g5bTmknV8ySgFMipHpjsescw4JwzjUfZvs Miz3L0pGz+iLiAB4JGjzHs1d2Abt0O7oq6eprJjvrpJAj1ceAE+meznK+dfyMCvvivYq I+XXSfmmxwu848NfYYj23BJhh675rtzl+YmC7VxrCqagDyf7k/fKVYGYDRIKrvX4wz8w xyXA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=8UHRE8JTKADJI9bfuyHlw1JRkTgK1S2oI1VRfBuG70g=; b=WcCviuwRcDcDSEF9iIPLHD5EGfd3Pa5/GWQWKBm5eaYbjSA9kH2h1wxTRR0hMPVPQq AaFbE4beGvKXMvP7X+I3RvECAmabUcDOUR1GGDyuQFzNJY++tIhCvf1p3x7wTNacYP8s 2fbnVil+R4uqwOqjZlfI4h28sW+/Pzsgt33wlsAYVMchRgLX345NS330n8F7gcwbUkId sgYsiaXfFxn6iofJnJAdMl25EwNMg8f6TNgqT0tS8GttBMP6G7G7ZvANytrj9t8t/Q4Q ZoAUD0EQPgXdDCC46UctMWecgZRw0oRyT4x/BurXTALSXzkWeVwdTtU+d0fCu474SlfU hRoQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=EqZmZ3FW; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=collabora.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id z128-20020a626586000000b0064f7eb606f4si175328pfb.369.2023.05.29.10.14.14; Mon, 29 May 2023 10:14:28 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=EqZmZ3FW; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229559AbjE2RFl (ORCPT + 99 others); Mon, 29 May 2023 13:05:41 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47534 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229504AbjE2RFi (ORCPT ); Mon, 29 May 2023 13:05:38 -0400 Received: from madras.collabora.co.uk (madras.collabora.co.uk [IPv6:2a00:1098:0:82:1000:25:2eeb:e5ab]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 430E8BE; Mon, 29 May 2023 10:05:36 -0700 (PDT) Received: from jupiter.universe (dyndsl-091-248-212-236.ewe-ip-backbone.de [91.248.212.236]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) (Authenticated sender: sre) by madras.collabora.co.uk (Postfix) with ESMTPSA id B845D660298C; Mon, 29 May 2023 18:05:34 +0100 (BST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=collabora.com; s=mail; t=1685379934; bh=JD4Omy2UWgNI7SyyFfMAqK5iL6yX0wYcd+vyKkyXQ1Y=; h=From:To:Cc:Subject:Date:From; b=EqZmZ3FW3P+RRayc38LnTxxMZHIZOn51wJ6QW6QWQ/JKT+BBS2m8c5henZAwOMA65 NVLy3GijVACiKjI2VObqDSVcw6cuPq5hGimrNNwtTcXAxe2gDb+WlvV/CXeaMY+WGl 2yVctkv/h9O2+VAQfIB2Vb1Tnaj62OcvJzt/EiskU7pOUMCjtcGWQVQvUnJtTTBMvB Fn55pdwrjep+oImBrvkIEXx0X8WfwmW9ttQss92RkPBvkSRlmvVUk6eIdduachm/mC rjkiSh96zvcOrCvoGXF2AsbapBCWieKNCCvOSUJ4YAjQthhhDAu1ta2IQMTbvAgRPI gz8SgQlmg+LAA== Received: by jupiter.universe (Postfix, from userid 1000) id 73DBA4807E1; Mon, 29 May 2023 19:05:32 +0200 (CEST) From: Sebastian Reichel To: Heiko Stuebner , linux-rockchip@lists.infradead.org Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, kernel@collabora.com, Sebastian Reichel Subject: [PATCH v1 1/2] arm64: dts: rockchip: rock-5b: add PMIC Date: Mon, 29 May 2023 19:05:31 +0200 Message-Id: <20230529170532.59804-1-sebastian.reichel@collabora.com> X-Mailer: git-send-email 2.39.2 MIME-Version: 1.0 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1767249510457013250?= X-GMAIL-MSGID: =?utf-8?q?1767249510457013250?= This adds PMIC support for the Radxa ROCK 5B Signed-off-by: shengfei Xu Co-developed-by: shengfei Xu Signed-off-by: Sebastian Reichel --- .../boot/dts/rockchip/rk3588-rock-5b.dts | 350 ++++++++++++++++++ 1 file changed, 350 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dts b/arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dts index 3e4aee8f70c1..2180fea1fb82 100644 --- a/arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dts +++ b/arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dts @@ -51,6 +51,16 @@ vcc5v0_sys: vcc5v0-sys-regulator { regulator-min-microvolt = <5000000>; regulator-max-microvolt = <5000000>; }; + + vcc_1v1_nldo_s3: vcc-1v1-nldo-s3 { + compatible = "regulator-fixed"; + regulator-name = "vcc_1v1_nldo_s3"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <1100000>; + vin-supply = <&vcc5v0_sys>; + }; }; &cpu_b0 { @@ -69,6 +79,22 @@ &cpu_b3 { cpu-supply = <&vdd_cpu_big1_s0>; }; +&cpu_l0 { + cpu-supply = <&vdd_cpu_lit_s0>; +}; + +&cpu_l1 { + cpu-supply = <&vdd_cpu_lit_s0>; +}; + +&cpu_l2 { + cpu-supply = <&vdd_cpu_lit_s0>; +}; + +&cpu_l3 { + cpu-supply = <&vdd_cpu_lit_s0>; +}; + &i2c0 { pinctrl-names = "default"; pinctrl-0 = <&i2c0m2_xfer>; @@ -190,6 +216,330 @@ &sdhci { status = "okay"; }; +&spi2 { + status = "okay"; + assigned-clocks = <&cru CLK_SPI2>; + assigned-clock-rates = <200000000>; + pinctrl-names = "default"; + pinctrl-0 = <&spi2m2_cs0 &spi2m2_pins>; + num-cs = <1>; + + pmic@0 { + compatible = "rockchip,rk806"; + spi-max-frequency = <1000000>; + reg = <0x0>; + + interrupt-parent = <&gpio0>; + interrupts = <7 IRQ_TYPE_LEVEL_LOW>; + + pinctrl-names = "default"; + pinctrl-0 = <&pmic_pins>, <&rk806_dvs1_null>, + <&rk806_dvs2_null>, <&rk806_dvs3_null>; + + vcc1-supply = <&vcc5v0_sys>; + vcc2-supply = <&vcc5v0_sys>; + vcc3-supply = <&vcc5v0_sys>; + vcc4-supply = <&vcc5v0_sys>; + vcc5-supply = <&vcc5v0_sys>; + vcc6-supply = <&vcc5v0_sys>; + vcc7-supply = <&vcc5v0_sys>; + vcc8-supply = <&vcc5v0_sys>; + vcc9-supply = <&vcc5v0_sys>; + vcc10-supply = <&vcc5v0_sys>; + vcc11-supply = <&vcc_2v0_pldo_s3>; + vcc12-supply = <&vcc5v0_sys>; + vcc13-supply = <&vcc_1v1_nldo_s3>; + vcc14-supply = <&vcc_1v1_nldo_s3>; + vcca-supply = <&vcc5v0_sys>; + + gpio-controller; + #gpio-cells = <2>; + + rk806_dvs1_null: dvs1-null-pins { + pins = "gpio_pwrctrl2"; + function = "pin_fun0"; + }; + + rk806_dvs2_null: dvs2-null-pins { + pins = "gpio_pwrctrl2"; + function = "pin_fun0"; + }; + + rk806_dvs3_null: dvs3-null-pins { + pins = "gpio_pwrctrl3"; + function = "pin_fun0"; + }; + + regulators { + vdd_gpu_s0: vdd_gpu_mem_s0: dcdc-reg1 { + regulator-boot-on; + regulator-min-microvolt = <550000>; + regulator-max-microvolt = <950000>; + regulator-ramp-delay = <12500>; + regulator-name = "vdd_gpu_s0"; + regulator-enable-ramp-delay = <400>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_cpu_lit_s0: vdd_cpu_lit_mem_s0: dcdc-reg2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <550000>; + regulator-max-microvolt = <950000>; + regulator-ramp-delay = <12500>; + regulator-name = "vdd_cpu_lit_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_log_s0: dcdc-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <675000>; + regulator-max-microvolt = <750000>; + regulator-ramp-delay = <12500>; + regulator-name = "vdd_log_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt = <750000>; + }; + }; + + vdd_vdenc_s0: vdd_vdenc_mem_s0: dcdc-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <550000>; + regulator-max-microvolt = <950000>; + regulator-init-microvolt = <750000>; + regulator-ramp-delay = <12500>; + regulator-name = "vdd_vdenc_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_ddr_s0: dcdc-reg5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <675000>; + regulator-max-microvolt = <900000>; + regulator-ramp-delay = <12500>; + regulator-name = "vdd_ddr_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt = <850000>; + }; + }; + + vdd2_ddr_s3: dcdc-reg6 { + regulator-always-on; + regulator-boot-on; + regulator-name = "vdd2_ddr_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vcc_2v0_pldo_s3: dcdc-reg7 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <2000000>; + regulator-max-microvolt = <2000000>; + regulator-ramp-delay = <12500>; + regulator-name = "vdd_2v0_pldo_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <2000000>; + }; + }; + + vcc_3v3_s3: dcdc-reg8 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc_3v3_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <3300000>; + }; + }; + + vddq_ddr_s0: dcdc-reg9 { + regulator-always-on; + regulator-boot-on; + regulator-name = "vddq_ddr_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_1v8_s3: dcdc-reg10 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc_1v8_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <1800000>; + }; + }; + + avcc_1v8_s0: pldo-reg1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "avcc_1v8_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_1v8_s0: pldo-reg2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc_1v8_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt = <1800000>; + }; + }; + + avdd_1v2_s0: pldo-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + regulator-name = "avdd_1v2_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_3v3_s0: pldo-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-ramp-delay = <12500>; + regulator-name = "vcc_3v3_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vccio_sd_s0: pldo-reg5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-ramp-delay = <12500>; + regulator-name = "vccio_sd_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + pldo6_s3: pldo-reg6 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "pldo6_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <1800000>; + }; + }; + + vdd_0v75_s3: nldo-reg1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <750000>; + regulator-max-microvolt = <750000>; + regulator-name = "vdd_0v75_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <750000>; + }; + }; + + vdd_ddr_pll_s0: nldo-reg2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <850000>; + regulator-max-microvolt = <850000>; + regulator-name = "vdd_ddr_pll_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt = <850000>; + }; + }; + + avdd_0v75_s0: nldo-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <750000>; + regulator-max-microvolt = <750000>; + regulator-name = "avdd_0v75_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_0v85_s0: nldo-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <850000>; + regulator-max-microvolt = <850000>; + regulator-name = "vdd_0v85_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_0v75_s0: nldo-reg5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <750000>; + regulator-max-microvolt = <750000>; + regulator-name = "vdd_0v75_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + }; + }; +}; + &uart2 { pinctrl-0 = <&uart2m0_xfer>; status = "okay"; From patchwork Mon May 29 17:05:32 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sebastian Reichel X-Patchwork-Id: 100368 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp1659320vqr; Mon, 29 May 2023 10:10:31 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ46bt8Oel1nWyVJ1BJr5qR0w771m0GjI7S66xuWvPLStnfz5JrHs52jopHHeg76IxeqetCq X-Received: by 2002:a05:6a20:d48d:b0:105:6d0e:c046 with SMTP id im13-20020a056a20d48d00b001056d0ec046mr8982154pzb.26.1685380230939; Mon, 29 May 2023 10:10:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1685380230; cv=none; d=google.com; s=arc-20160816; b=sZU6FZNgVo3FaPicrbdtgTadpqEBehA3jDD6XgNgMOUgdaRj59U553fh1ZUC8Q2MS6 rVjdwjAtXsL0IKgvcEKMa14TWss7yWRyrNPj2WTv1lDlaJAaVKDplPZiElpY85YGnWI4 dsEw3dB5OZHBf9WrjI8mAoUfKaa1CdtJYzh9ZJlWfyNcINGJRNgCU/cNokl/Vg4JrRLk f0Beuatekd5+SoqVQrKaPeQs3zXjMREnSFa/Yoh0cAQw5i6ia9ypvBztQhemh3WKpJao 6wCpu+LiIyrjwWJpcFwrSB1/QZDn+XSrx231KbAjRFfg8+0jLB8QivqLDjOVAj0nN2m0 qGog== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=UZVLz0ow8nneCjGCORSnwByQr8abE+KNSUjtKEsRf3k=; b=JVFQuHaIBUPSPgkjeZG6P/OksT+VajTsOe+cLpCXH3Xub44UnGLFzyTBRrPj1Bl+uL A+azrq4qvYU8u7i6NOkqQ9l2ESVQAssu4LkNxaTpdE1YF/UTofXvLfEgvz+D2LjGu8by hdnyPX2MFuy5tVPCndf5g+23mz6VshKntsatEWXyZu0yIgiZ0IdIFxiavrj+qumCuayf kBtnLSvNNf3KfmjjKytPk42TiKjagdoE1HEnIlkjXz28/2MJCA5tZRsKz3Cxu0VxjLTd PQ0cTftThDz4OEcjSokyiETEsHjoyv0crOcJoHTQ6KLSgWxI/OL2lY7ud3jgKSVoM1zI 0Tnw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=PHyDCkx3; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=collabora.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id a71-20020a63904a000000b0050fbc594e1asi9858965pge.207.2023.05.29.10.10.18; Mon, 29 May 2023 10:10:30 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=PHyDCkx3; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229531AbjE2RFk (ORCPT + 99 others); Mon, 29 May 2023 13:05:40 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47528 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229451AbjE2RFh (ORCPT ); Mon, 29 May 2023 13:05:37 -0400 Received: from madras.collabora.co.uk (madras.collabora.co.uk [IPv6:2a00:1098:0:82:1000:25:2eeb:e5ab]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 42991B5; Mon, 29 May 2023 10:05:36 -0700 (PDT) Received: from jupiter.universe (dyndsl-091-248-212-236.ewe-ip-backbone.de [91.248.212.236]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) (Authenticated sender: sre) by madras.collabora.co.uk (Postfix) with ESMTPSA id C25996605961; Mon, 29 May 2023 18:05:34 +0100 (BST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=collabora.com; s=mail; t=1685379934; bh=xH8PWa9VSV+c2f1XMWbXNN3LL+RLVhtLxiDB+5plPzY=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=PHyDCkx37kcDgV+p61IUy0+8Xj2U6iHNG3iCtyXUhp3iZPcA36U0+BHCEFKGStK6Z 6eSzGRPQEmWoyhZf3a6THPF1nsNqIXu7DuTFdrYHGrxlcAQ+IFCkYaEPuHvQ+Vx7Eq FVvGZx6q1sfovYhllsNcIAP7XGRzNGlhqF8KGxUn/bdZiuZuNfRJNa2Xh9tP3HzaIH uVJuMWfX+X6H/5DgZZ5q0Z8iTrIb7fotCD8Kv23QreOY0Fbut6C9ZsuxnOZtiXtKn2 6JlJQ5ZYkfCwGIGbgm8mSlRyJbDEpHkwmcvS4xFiaYBaqcU5LQAomO9mA6KYNkm6pc KRpIRyiBQz4HQ== Received: by jupiter.universe (Postfix, from userid 1000) id 756E74807E2; Mon, 29 May 2023 19:05:32 +0200 (CEST) From: Sebastian Reichel To: Heiko Stuebner , linux-rockchip@lists.infradead.org Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, kernel@collabora.com, Sebastian Reichel Subject: [PATCH v1 2/2] arm64: dts: rockchip: rock-5b: Add SD card support Date: Mon, 29 May 2023 19:05:32 +0200 Message-Id: <20230529170532.59804-2-sebastian.reichel@collabora.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20230529170532.59804-1-sebastian.reichel@collabora.com> References: <20230529170532.59804-1-sebastian.reichel@collabora.com> MIME-Version: 1.0 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1767249261118663993?= X-GMAIL-MSGID: =?utf-8?q?1767249261118663993?= From: Lucas Tanure Add sdmmc support for Rock Pi 5B board. Signed-off-by: Lucas Tanure Signed-off-by: Sebastian Reichel --- arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dts | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dts b/arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dts index 2180fea1fb82..e62538cbaf25 100644 --- a/arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dts +++ b/arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dts @@ -216,6 +216,20 @@ &sdhci { status = "okay"; }; +&sdmmc { + max-frequency = <200000000>; + no-sdio; + no-mmc; + bus-width = <4>; + cap-mmc-highspeed; + cap-sd-highspeed; + disable-wp; + sd-uhs-sdr104; + vmmc-supply = <&vcc_3v3_s3>; + vqmmc-supply = <&vccio_sd_s0>; + status = "okay"; +}; + &spi2 { status = "okay"; assigned-clocks = <&cru CLK_SPI2>;