From patchwork Mon Oct 24 01:53:44 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "juzhe.zhong@rivai.ai" X-Patchwork-Id: 8115 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp207101wru; Sun, 23 Oct 2022 18:54:26 -0700 (PDT) X-Google-Smtp-Source: AMsMyM5IBhP6gC0RFyeLjf6cPP2GbQ70GfN8h0ikaEbPyXEqHsSxheCF6U5KuOuKfMBqi1UfJ8IT X-Received: by 2002:a05:6402:3484:b0:45d:2f59:fae1 with SMTP id v4-20020a056402348400b0045d2f59fae1mr28439916edc.237.1666576466318; Sun, 23 Oct 2022 18:54:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666576466; cv=none; d=google.com; s=arc-20160816; b=lfq/R2pPZ+G/CHBz4zRf0R2Pw5QIqjHK/hAJ9pCGL3EpIORCeFIaaeJ7RFGswogZRi yAL0K8pNPiIV8HqWoxYeBGNjRvb2PPYE5g0Bsv0sPoaT+vD0FawY65hbls6RxtuekVeU qVbQfTvuFad/NKk9NTkPzNSN/npBqJcHQRox7zeYXpYwVB3elTp9JsJUlr5GetvEaW7W VQZ1NpJaO/rtACoQzbtYgtEmXiKY2+v9n9F7GIhyIUE8ycfKz7XH0SeolH7z3NF/rNK0 XJTB/omzx4xZVol4aHKxMIqqPh1LN3FiEnin2EA2KIieJsCW395TBgpEjZrOHTB8wR5j DG7A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:feedback-id :content-transfer-encoding:mime-version:message-id:date:subject:to :from:dmarc-filter:delivered-to; bh=F+MhFJahQchmVhJkO5pS563uPIDkLJDVZBX7TYWREEg=; b=x5Ztc+7KTvbtdmdsLK3IjP0Q5p7SV6eczIRWTcIOjyKCpdbdUIxdWLaUfKx0spLX84 rvykmf3F5bUNf8Zf2PBd1xWLOEqYdylPm+3qGj111DpbUNt5cIZNakJIFhN6o4yGlLat ibJZFG+DCxTV7KjfulD1SyvtfdyRd4mhwe0sCoZJPHfdnKl3+PuV7vgt70a1vt1Pik6k uDnlCNAmjJq8M/IBBB15VqHBLinUySR3RctEPUakLe1RpCGrwNr6HZnFnfUWkSZ+8XPC g0VpEP4k8na5WcDyNb1CEdxx83dFs6SRPJiGJMEePAuQ0+PFQ4qC2lG5OtN6tKxyv1qg JJkQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id y14-20020a17090668ce00b00797670441desi9419617ejr.911.2022.10.23.18.54.26 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 23 Oct 2022 18:54:26 -0700 (PDT) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 8C0DD385840A for ; Mon, 24 Oct 2022 01:54:22 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from smtpbgbr1.qq.com (smtpbgbr1.qq.com [54.207.19.206]) by sourceware.org (Postfix) with ESMTPS id 014C0385840A for ; Mon, 24 Oct 2022 01:53:54 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org 014C0385840A Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=rivai.ai Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=rivai.ai X-QQ-mid: bizesmtp74t1666576426t9qrlrbd Received: from server1.localdomain ( [42.247.22.66]) by bizesmtp.qq.com (ESMTP) with id ; Mon, 24 Oct 2022 09:53:45 +0800 (CST) X-QQ-SSF: 01400000000000D0K000000A0000000 X-QQ-FEAT: Fc2LLDWeHZ9VrZupq+PFQH5BcFI18/hyxNUnKS3IPp12lkFRsDSr0Or97hSGH Qn2yfA16c5iZDWPngP7CcFdydfJKS0GkkubyRW48qbKy4BKFFx/MegSFPwyODJkeSQW8/On JCCWRoOzGIpvOGhpDwVl0K2fdqqtDQE1leJtsvOKPAc9c+n/jafuQu0Sr0k0xdpyu8XHZqb 8z5jqUsjC9Y+7SDBxSV3w8PNAtmb9JOOb3pRTWOqvG1OY/RkdTlw90woaAqivkTG/XHwl9S qhj1/R47WVXDOM1EYf84v+10TWKY7lvID3zwQggY/sjhMUNywQsD6AbbI1aYC8Cj/PV+5ur U7YO5nVUlWSuDBuPZSXtqV3e1yF0fHQXdihcPU6bnxzpD3hhZrmPb6JRgasIDgIpPOVocVz X-QQ-GoodBg: 2 From: juzhe.zhong@rivai.ai To: gcc-patches@gcc.gnu.org Subject: [PATCH] RISC-V: Support (set (mem) (const_poly_int)) handling and remove TI/TF. Date: Mon, 24 Oct 2022 09:53:44 +0800 Message-Id: <20221024015344.22546-1-juzhe.zhong@rivai.ai> X-Mailer: git-send-email 2.36.1 MIME-Version: 1.0 X-QQ-SENDSIZE: 520 Feedback-ID: bizesmtp:rivai.ai:qybglogicsvr:qybglogicsvr7 X-Spam-Status: No, score=-12.9 required=5.0 tests=BAYES_00, GIT_PATCH_0, KAM_DMARC_STATUS, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: kito.cheng@gmail.com, Ju-Zhe Zhong Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org Sender: "Gcc-patches" X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747532084666252273?= X-GMAIL-MSGID: =?utf-8?q?1747532084666252273?= From: Ju-Zhe Zhong gcc/ChangeLog: * config/riscv/riscv-vector-switch.def (ENTRY): Remove TI/TF. * config/riscv/riscv.cc (riscv_legitimize_move): Support (set (mem) (const_poly_int)). --- gcc/config/riscv/riscv-vector-switch.def | 4 ---- gcc/config/riscv/riscv.cc | 14 ++++++++++++++ 2 files changed, 14 insertions(+), 4 deletions(-) diff --git a/gcc/config/riscv/riscv-vector-switch.def b/gcc/config/riscv/riscv-vector-switch.def index cacfccb6d29..ee8ebd5f1cc 100644 --- a/gcc/config/riscv/riscv-vector-switch.def +++ b/gcc/config/riscv/riscv-vector-switch.def @@ -155,10 +155,6 @@ ENTRY (VNx4DF, TARGET_VECTOR_FP64) ENTRY (VNx2DF, TARGET_VECTOR_FP64) ENTRY (VNx1DF, TARGET_VECTOR_FP64) -/* SEW = 128. Disable all of them. */ -ENTRY (VNx2TI, false) -ENTRY (VNx2TF, false) - #undef TARGET_VECTOR_FP32 #undef TARGET_VECTOR_FP64 #undef ENTRY diff --git a/gcc/config/riscv/riscv.cc b/gcc/config/riscv/riscv.cc index 90a39047dd7..f7694ba043c 100644 --- a/gcc/config/riscv/riscv.cc +++ b/gcc/config/riscv/riscv.cc @@ -1958,6 +1958,20 @@ riscv_legitimize_move (machine_mode mode, rtx dest, rtx src) { if (CONST_POLY_INT_P (src)) { + /* + Handle: + (insn 183 182 184 6 (set (mem:QI (plus:DI (reg/f:DI 156) + (const_int 96 [0x60])) [0 S1 A8]) + (const_poly_int:QI [8, 8])) + "../../../../riscv-gcc/libgcc/unwind-dw2.c":1579:3 -1 (nil)) + */ + if (MEM_P (dest)) + { + rtx tmp = gen_reg_rtx (mode); + emit_move_insn (tmp, src); + emit_move_insn (dest, tmp); + return true; + } poly_int64 value = rtx_to_poly_int64 (src); if (!value.is_constant () && !TARGET_VECTOR) {