From patchwork Sun Oct 23 12:39:42 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Siarhei Volkau X-Patchwork-Id: 8005 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4242:0:0:0:0:0 with SMTP id s2csp1599380wrr; Sun, 23 Oct 2022 05:42:26 -0700 (PDT) X-Google-Smtp-Source: AMsMyM4Q2zXi9LKmM00qngVkauAr+u7jw5wi5Jux9oZIFqsZLodOXnBmCbOAFHj0Iy3hf8xvOPQP X-Received: by 2002:a50:85ca:0:b0:461:168c:83ab with SMTP id q10-20020a5085ca000000b00461168c83abmr14845216edh.359.1666528946653; Sun, 23 Oct 2022 05:42:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666528946; cv=none; d=google.com; s=arc-20160816; b=dTBectNI0lf4qf4MuFqigGbUf9K52i/x6+SyxwpTPG43eP8P1/QP3KUPmlEL98sktU FVQ4Ipy3iRFgyqIFJzGXJAg0iI2dnc7TrMT1VnEjc+Er62SL2kIqqlwWzE3cuX3Pl1Xd U93CRaJTB0Ugp1cgWs+ER4vy7RjJRjCyoBfvIsIMXQua96MaI6S6CQdqTbULEeJP44ju DgVa+C09/4pDN3eOZBRIlHkoOGZPxrd5lA/0DBARTARMjDpO3jc1Nbktrx/u2+0zoT5A z42HvrSS6DV33x42p0LH0LhP3apVRLpVrArTNlEItTlZB72vKHABrznTSIrBn5lyicuH zt5A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:to:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:from :dkim-signature; bh=uB/YFZqZEaKiFGlCwO3LrxhNU5OpxJ4tB5tamj6ARsY=; b=thxa7WNc6eOIrAGOJXQm2mZASrWxIwOl+ddYdChg9qDaFxVustCFjfjkh4ZAUghR1j spuYRtTVU12yyD0p0k1gCi3JrpkvIbdoXw+KZGCj64L50Uj8lw756+t5ztXhFPAyfiUX gJNmgLgkWNLWYqp1nI62Mw4lNziwNVt8pK4hYmGO2Yi9h9TEOt0IM241OVActpCdrvq1 F1CNsSKW6X0h20/Td+U2zZjE58Ihe5XWSswX7ueL63J2bVzId7cabgMwZMN40avjTZav INXChcefY9beyyWtK1pMZk6UCTTrWGctOJLTGYUSZavhSYYMWJveuV0cr3KjCKx674DG T+SA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@gmail.com header.s=20210112 header.b=qzQMw7ON; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id z72-20020a509e4e000000b004596db363c4si24632078ede.264.2022.10.23.05.42.03; Sun, 23 Oct 2022 05:42:26 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=fail header.i=@gmail.com header.s=20210112 header.b=qzQMw7ON; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230196AbiJWMkq (ORCPT + 99 others); Sun, 23 Oct 2022 08:40:46 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46130 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230159AbiJWMke (ORCPT ); Sun, 23 Oct 2022 08:40:34 -0400 Received: from mail-wr1-x429.google.com (mail-wr1-x429.google.com [IPv6:2a00:1450:4864:20::429]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 931A65E64B; Sun, 23 Oct 2022 05:40:25 -0700 (PDT) Received: by mail-wr1-x429.google.com with SMTP id k8so2919061wrh.1; Sun, 23 Oct 2022 05:40:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=uB/YFZqZEaKiFGlCwO3LrxhNU5OpxJ4tB5tamj6ARsY=; b=qzQMw7ON0+uZJDhMnQkrOx/vildPqKEk5MWsXxxjSgjt1NhkKIQPrd8Paz0GJt+/E+ BySv59VCApo5zQ43/uzN98ta+zDRaI3lHAyblbOu7Cz2l0B1A8rjN3NzRmlU3S3FplgZ EziwBJ3ViH7XqBOsbeuQAmK70imiUGieCcR8UUWQwQs7WsaG8LfTQgS7aFASf0qivopI +vWRC/L0kh0Yvl5l17qtaYO2nzjR4pHZiNC42QJuze30GWRBLbIrOnjTJxwO5wOqQb3U uvNLQtGtSLrrhFTX/KfJsgKGmNY5lEmjXh50tK2XDkKhDUpqn9eLQXFy/8qttoBQgI6Q m08Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=uB/YFZqZEaKiFGlCwO3LrxhNU5OpxJ4tB5tamj6ARsY=; b=BRh5AJ+VZtGt8qS6WSYnEZg/WhChnicp2MquhxyFQZz2IHWWt5Jzn/Clnje6pMUGw/ D1XpfNdfnwYysFIrid+ikHsjBMInv5yOIRnEGz9qiCyvhLGaJbVvF16TAhsvDmYm8BHj xEUc3ZrifCMyQGhQ2JH5eGb8uBj+GzokzGiGhhv8rz/xcf3hF5pioicX0K256kn3YO8x RDl76knMa/Mx7JkhNiJaF8tATdVdfS97qein2jz3bpCyiXpDHV2r1rtXOYob0/CMWF2y ZaV8JpahZN8xRIZ/169Bj3Li5xAuGLJMSpS2V2ePs/7s7CNcHaN2R6dhRG17dDdJBH3l FhLw== X-Gm-Message-State: ACrzQf3H2C2K+oTPyRIJUexF6avazyPJW1tmvaMXZjDRSB5UyhQDp7Ke zlBnTyUBnzk4xyFXjVz+ZVY= X-Received: by 2002:adf:b612:0:b0:236:5d1f:143a with SMTP id f18-20020adfb612000000b002365d1f143amr4791485wre.364.1666528823948; Sun, 23 Oct 2022 05:40:23 -0700 (PDT) Received: from hp-power-15.localdomain (mm-133-19-212-37.vitebsk.dynamic.pppoe.byfly.by. [37.212.19.133]) by smtp.gmail.com with ESMTPSA id p5-20020a1c5445000000b003c71358a42dsm6286497wmi.18.2022.10.23.05.40.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 23 Oct 2022 05:40:23 -0700 (PDT) From: Siarhei Volkau Cc: Siarhei Volkau , Krzysztof Kozlowski , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Paul Cercueil , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mips@vger.kernel.org Subject: [PATCH v3 1/3] dt-bindings: ingenic: Add support for the JZ4755 CGU Date: Sun, 23 Oct 2022 15:39:42 +0300 Message-Id: <20221023123944.4103876-2-lis8215@gmail.com> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20221023123944.4103876-1-lis8215@gmail.com> References: <20221023123944.4103876-1-lis8215@gmail.com> MIME-Version: 1.0 X-Spam-Status: No, score=-1.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_ENVFROM_END_DIGIT, FREEMAIL_FROM,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747482256648202507?= X-GMAIL-MSGID: =?utf-8?q?1747482256648202507?= Acked-by: Krzysztof Kozlowski Signed-off-by: Siarhei Volkau --- Documentation/devicetree/bindings/clock/ingenic,cgu.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/ingenic,cgu.yaml b/Documentation/devicetree/bindings/clock/ingenic,cgu.yaml index aa1df03ef..df256ebcd 100644 --- a/Documentation/devicetree/bindings/clock/ingenic,cgu.yaml +++ b/Documentation/devicetree/bindings/clock/ingenic,cgu.yaml @@ -22,6 +22,7 @@ select: enum: - ingenic,jz4740-cgu - ingenic,jz4725b-cgu + - ingenic,jz4755-cgu - ingenic,jz4760-cgu - ingenic,jz4760b-cgu - ingenic,jz4770-cgu @@ -51,6 +52,7 @@ properties: - enum: - ingenic,jz4740-cgu - ingenic,jz4725b-cgu + - ingenic,jz4755-cgu - ingenic,jz4760-cgu - ingenic,jz4760b-cgu - ingenic,jz4770-cgu From patchwork Sun Oct 23 12:39:43 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Siarhei Volkau X-Patchwork-Id: 8006 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4242:0:0:0:0:0 with SMTP id s2csp1599428wrr; Sun, 23 Oct 2022 05:42:34 -0700 (PDT) X-Google-Smtp-Source: AMsMyM4rM9jj6mS9cJ0pKwFN6z6fCgqDt+ct3MY05OzOFnEYJARyLlGwrlhQQf3gsPVF5nueI6AA X-Received: by 2002:a17:906:6086:b0:731:3970:48d0 with SMTP id t6-20020a170906608600b00731397048d0mr23922291ejj.16.1666528954571; Sun, 23 Oct 2022 05:42:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666528954; cv=none; d=google.com; s=arc-20160816; b=MtU3G5P2hcTm4nOEZTbmB4nvePocchWQFKb22ywSk1ZMD+aeRCEHyrlpD5ChyOGiAn FFIEL5ak9xx0MrunJyonxkEwkR48kERv+AuQwK7JPe1rAIBVJydY+HCh9vRmNv5FrGVq w6XAxQQeYItCyFqet6vYbjcNC8UEDUZqC2B70N5Hc9KvojBtclXbvOjLIkmYSMd4RE98 qXyEBKkaD/+YB6vGXAWQlLs8yxgUJIwszm8wFXQZsiOBYO51jDGhM31SavX200FEfRfD YxT7lvMdkSG4uIqJd0x+VlPq8slrRto95dE3OBleE+t5DfTdW/N0uC5+dNmDPOSEmfOV PHeQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:to:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:from :dkim-signature; bh=dapqSS0sMMSi71c9uytzDUSoWkN0M+DqgZAAqUkXNhU=; b=W3dauQRR1uqfdnrl4ia8SQhmXQvsqHveOPb6Yt5ti/x/dGkipNLKmAU4FuDJikfT2O MzniCzcXmA980qWOQgHU8pg9rK9bwAwpy3ry78QZ3j+5hfErQ1mYHdUqtSmFXAfcPUm2 480kPl0OMDLbTY6huilUM/w1jwp9J2IDmxVL3FsTTHlU2l3WVDn2bW34vaojweK9fU04 ZE6hDVed6ciJ5idwkJVqw1KFcdcIdrhNguwYiRURjhUIv27v8QyNdmWqp78ai9XFKgN8 p154n4tevrynsTtACbdpYKGW7ZfuDV9J0fQMgT5HNtL5/IeppUGgjfMbUj5wj/7FETZX gX4Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@gmail.com header.s=20210112 header.b=L728Dv3v; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id h1-20020a056402280100b0045cb68ca4ecsi31874076ede.37.2022.10.23.05.42.11; Sun, 23 Oct 2022 05:42:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=fail header.i=@gmail.com header.s=20210112 header.b=L728Dv3v; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230229AbiJWMkw (ORCPT + 99 others); Sun, 23 Oct 2022 08:40:52 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46180 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230166AbiJWMkf (ORCPT ); Sun, 23 Oct 2022 08:40:35 -0400 Received: from mail-wm1-x32b.google.com (mail-wm1-x32b.google.com [IPv6:2a00:1450:4864:20::32b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4C47560533; Sun, 23 Oct 2022 05:40:27 -0700 (PDT) Received: by mail-wm1-x32b.google.com with SMTP id v130-20020a1cac88000000b003bcde03bd44so8208076wme.5; Sun, 23 Oct 2022 05:40:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=dapqSS0sMMSi71c9uytzDUSoWkN0M+DqgZAAqUkXNhU=; b=L728Dv3vR5mTRcYmuntXxgRAArTGo3XY6IxnUJfJNCJ7NJ93gxwH3uRJXjiIYQD3fl BCwkLp/x3AvR6MHUo+Uh8hjaCJSR0g5PBvFYXhXOTbBVgJ1gU2in87DilqqtsHZ7p/fH iqxX7xLPONxypuvXdcqT380UYPyt74iennkEpDjCig7+t21VZJeMPv1fGrUUPtFvNcxo craedP4azVWaXXtgXqNuyG/V2p4PH43yOF0yRCWPjOB0BxjTxQdeak4Kwpa4pWW/phjK 6rFjwuL22H1TrbU66Dyqroko1q6f19fOHUx+RbTNk0IbxQ1Tmej0s3HzZavH1CB+87Pf r0nQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=dapqSS0sMMSi71c9uytzDUSoWkN0M+DqgZAAqUkXNhU=; b=yNDZRNpXvVec9WC5y4BTTAQXukh4pwOyWPiy1aPf6whoawURfYvNqEf8q2cXP5xfcL mFnScfBwd4LCsfcqxYcf4r2kB9/ROq8EeH5+0QRrwbRyDeHHqGz51im5T07YpDRaXr1u 0vU3YT0VM8NVc1N6WmtxhsZ4HP3QzJe3eiUaikQ2e0Sq+K79+87/L5JmnP1xVNHkk+sX eFssG5zTf56+/9Tqb1XzkwuIJyclbOLaQfzx+74BYH9ACKjUZ25RWUASu/GJmS+SJtJy 0M0dFDGmEyZD9M8jgOXsJNBFIWpzT0lgAQmPzTpryyj9usZRJdx+/+5gwJdhKxnYbufY F82g== X-Gm-Message-State: ACrzQf0Xj8TfJwzdWI2Io9qJmMbfnzlrS28VitHv6+2Fy8nWPHnoFzr4 HSK5E6n4TdP3wVhqxozmeo4= X-Received: by 2002:a05:600c:a47:b0:3a6:5848:4bde with SMTP id c7-20020a05600c0a4700b003a658484bdemr39291297wmq.189.1666528825806; Sun, 23 Oct 2022 05:40:25 -0700 (PDT) Received: from hp-power-15.localdomain (mm-133-19-212-37.vitebsk.dynamic.pppoe.byfly.by. [37.212.19.133]) by smtp.gmail.com with ESMTPSA id p5-20020a1c5445000000b003c71358a42dsm6286497wmi.18.2022.10.23.05.40.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 23 Oct 2022 05:40:25 -0700 (PDT) From: Siarhei Volkau Cc: Siarhei Volkau , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Paul Cercueil , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mips@vger.kernel.org Subject: [PATCH v3 2/3] dt-bindings: clock: Add Ingenic JZ4755 CGU header Date: Sun, 23 Oct 2022 15:39:43 +0300 Message-Id: <20221023123944.4103876-3-lis8215@gmail.com> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20221023123944.4103876-1-lis8215@gmail.com> References: <20221023123944.4103876-1-lis8215@gmail.com> MIME-Version: 1.0 X-Spam-Status: No, score=-1.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_ENVFROM_END_DIGIT, FREEMAIL_FROM,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747482265007334675?= X-GMAIL-MSGID: =?utf-8?q?1747482265007334675?= This will be used from the devicetree bindings to specify the clocks that should be obtained from the jz4755-cgu driver. Signed-off-by: Siarhei Volkau Acked-by: Krzysztof Kozlowski --- .../dt-bindings/clock/ingenic,jz4755-cgu.h | 49 +++++++++++++++++++ 1 file changed, 49 insertions(+) create mode 100644 include/dt-bindings/clock/ingenic,jz4755-cgu.h diff --git a/include/dt-bindings/clock/ingenic,jz4755-cgu.h b/include/dt-bindings/clock/ingenic,jz4755-cgu.h new file mode 100644 index 000000000..10098494e --- /dev/null +++ b/include/dt-bindings/clock/ingenic,jz4755-cgu.h @@ -0,0 +1,49 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * This header provides clock numbers for the ingenic,jz4755-cgu DT binding. + */ + +#ifndef __DT_BINDINGS_CLOCK_JZ4755_CGU_H__ +#define __DT_BINDINGS_CLOCK_JZ4755_CGU_H__ + +#define JZ4755_CLK_EXT 0 +#define JZ4755_CLK_OSC32K 1 +#define JZ4755_CLK_PLL 2 +#define JZ4755_CLK_PLL_HALF 3 +#define JZ4755_CLK_EXT_HALF 4 +#define JZ4755_CLK_CCLK 5 +#define JZ4755_CLK_H0CLK 6 +#define JZ4755_CLK_PCLK 7 +#define JZ4755_CLK_MCLK 8 +#define JZ4755_CLK_H1CLK 9 +#define JZ4755_CLK_UDC 10 +#define JZ4755_CLK_LCD 11 +#define JZ4755_CLK_UART0 12 +#define JZ4755_CLK_UART1 13 +#define JZ4755_CLK_UART2 14 +#define JZ4755_CLK_DMA 15 +#define JZ4755_CLK_MMC 16 +#define JZ4755_CLK_MMC0 17 +#define JZ4755_CLK_MMC1 18 +#define JZ4755_CLK_EXT512 19 +#define JZ4755_CLK_RTC 20 +#define JZ4755_CLK_UDC_PHY 21 +#define JZ4755_CLK_I2S 22 +#define JZ4755_CLK_SPI 23 +#define JZ4755_CLK_AIC 24 +#define JZ4755_CLK_ADC 25 +#define JZ4755_CLK_TCU 26 +#define JZ4755_CLK_BCH 27 +#define JZ4755_CLK_I2C 28 +#define JZ4755_CLK_TVE 29 +#define JZ4755_CLK_CIM 30 +#define JZ4755_CLK_AUX_CPU 31 +#define JZ4755_CLK_AHB1 32 +#define JZ4755_CLK_IDCT 33 +#define JZ4755_CLK_DB 34 +#define JZ4755_CLK_ME 35 +#define JZ4755_CLK_MC 36 +#define JZ4755_CLK_TSSI 37 +#define JZ4755_CLK_IPU 38 + +#endif /* __DT_BINDINGS_CLOCK_JZ4755_CGU_H__ */ From patchwork Sun Oct 23 12:39:44 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Siarhei Volkau X-Patchwork-Id: 8007 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4242:0:0:0:0:0 with SMTP id s2csp1599454wrr; Sun, 23 Oct 2022 05:42:40 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7eQm9KTdRZMyYG6KEx/9qocxKbU15QoTnozoBK3hYVrDejNnyDOJmdBSZhl5ImwziOlVNX X-Received: by 2002:a17:907:7621:b0:741:6656:bd14 with SMTP id jy1-20020a170907762100b007416656bd14mr23267315ejc.298.1666528959924; Sun, 23 Oct 2022 05:42:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666528959; cv=none; d=google.com; s=arc-20160816; b=PrWU92SieGWcZ8NOO7K2VrC1dYH54op5OdeEmSBdqc/eJDuhxfqORYG4hjDwX4VqBP OMfUOw5ksx4uFJ4QhUNc071QEQWr9Z/LjwxYUHjPMYqnD2NTRLDZKvFe6w7btHH9iaOk 7FqhvsST9RgsphR+9EjKJcHeGd1lhs52mN/Maac0sNnJ6LvjiCnrCya6lc5Z1TE163H0 nuVqOYHfvv+WtRiHgSXGT9Plie0J/ml3HBduF1YKJwJdujQWqtiHb8sDwwSQaCVHkpCj HflTpzp3NiyMKcYitcNDYuKoKg+5wwNI/DvZUXT4uHFqbJaubDkO1SR6ud7BUstccCYd +Prg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:to:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:from :dkim-signature; bh=9or8BQZ5UocHwGTC/NbwWWjQgKltm58wOJFrxqGoBWI=; b=YhggrvPIhv5LB6Ji6ZQwVCp3Noc0kqC83QVDGqojLE5wmEBiQ8DAz9tBLb4gRUDor2 KYxyQ97bdC2dnEB+1k4v79u0/etAmsotWK/TRGluNXkCXuZXvkBRo94FdvUYoVWdEWfk Gc0uhY4u2CwY7Fye7Ga7Xy5OL9zwo6YFl8qxk6vOl6P2P7KLqJr3zklpAAjnsXuL3xhx C5xaT+Sjhj4SGsyNc8DA3Xb0mH/aoFyoEggCeMyASZ6GUur+lCS5oxRVMWs0eQi8cCeZ 7tDXXEMChTZK8sK/sqhItWqOrAstuJNXefYjW0hv9AvliL5r4jMVB0KPJa/cHEpbHKd+ UF/w== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@gmail.com header.s=20210112 header.b="gz/mHNRq"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id dm21-20020a170907949500b00787803711f9si26527772ejc.353.2022.10.23.05.42.16; Sun, 23 Oct 2022 05:42:39 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=fail header.i=@gmail.com header.s=20210112 header.b="gz/mHNRq"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230235AbiJWMk6 (ORCPT + 99 others); Sun, 23 Oct 2022 08:40:58 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46366 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230174AbiJWMkg (ORCPT ); Sun, 23 Oct 2022 08:40:36 -0400 Received: from mail-wr1-x433.google.com (mail-wr1-x433.google.com [IPv6:2a00:1450:4864:20::433]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B149263354; Sun, 23 Oct 2022 05:40:29 -0700 (PDT) Received: by mail-wr1-x433.google.com with SMTP id a14so8798553wru.5; Sun, 23 Oct 2022 05:40:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=9or8BQZ5UocHwGTC/NbwWWjQgKltm58wOJFrxqGoBWI=; b=gz/mHNRq46uva9S3Rab0kOKO87+CW1Cqpx8FNzyij5GIzOmIPEEKZSLp9AMeNwisDU ufmbDd+unz9yYmqEFZse8aTDmyeCD//s/IJS+NBVNQkW4X7CXJQg0/VUaMhgz6ib+ANH taq+O1pP88Ss/yK1S2/3pF9L1hTHHKbGBDj+BHWwqfL9SltqrZseBQRTfzvJ9nKFBRwq yk3gIPQjmonYetnUpbrYaZCdfQP7pjoxbALzC2mYbjsbSZKZLTAbKPQWS27JR3zJ4Qup xQa28yTZnLwb9T/fDvJgXyFjGSk5+k4wuGKtIfZ+q/YM7Ua+aTKSANH6g1ZD1uTUKxlH 4FkA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=9or8BQZ5UocHwGTC/NbwWWjQgKltm58wOJFrxqGoBWI=; b=hnsEn6onjMvak2Fsm7FHA7C8GcXaPtxXFNDMldfuBYKVkMCL++7xTkjhMAAOhoFsYS +X1wvQ5Z2PLRQlkgwjjsrpvTzwaI+gkVgoyAysigmIVSZel2e6CLVdz9HmemvzQCD6X/ 6efsvgJWiDWzJCviTwc1F1zDhqkgQnRZsiw2gDI6uX6h2T7oNGEK8yrPRludRP1Dywfn r1kLvT77mx9TJ/2bR/iHKJdO/LQlfIRe9nJV/0OvhmaSedGpxCkl76LfTj/syz2SUfFP 1jhuXZIF/NGebFsUe9Q44Nz2tUTjyijyA6xtoR5ywVEG5a7q1F9q9YWk8JGhxqa3qxHX Le5Q== X-Gm-Message-State: ACrzQf3RwvJUq0W4VvIiUS/kyyaaWDM0LnLVgqKkkZSq4fs995FipxKk oM2HZDbUeDnA54A8rJzYskk= X-Received: by 2002:a5d:4e88:0:b0:236:590:f5a9 with SMTP id e8-20020a5d4e88000000b002360590f5a9mr10675128wru.126.1666528827749; Sun, 23 Oct 2022 05:40:27 -0700 (PDT) Received: from hp-power-15.localdomain (mm-133-19-212-37.vitebsk.dynamic.pppoe.byfly.by. [37.212.19.133]) by smtp.gmail.com with ESMTPSA id p5-20020a1c5445000000b003c71358a42dsm6286497wmi.18.2022.10.23.05.40.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 23 Oct 2022 05:40:27 -0700 (PDT) From: Siarhei Volkau Cc: Siarhei Volkau , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Paul Cercueil , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mips@vger.kernel.org Subject: [PATCH v3 3/3] clk: Add Ingenic JZ4755 CGU driver Date: Sun, 23 Oct 2022 15:39:44 +0300 Message-Id: <20221023123944.4103876-4-lis8215@gmail.com> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20221023123944.4103876-1-lis8215@gmail.com> References: <20221023123944.4103876-1-lis8215@gmail.com> MIME-Version: 1.0 X-Spam-Status: No, score=-1.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_ENVFROM_END_DIGIT, FREEMAIL_FROM,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747482270523476761?= X-GMAIL-MSGID: =?utf-8?q?1747482270523476761?= Add support for the clocks provided by the CGU in the Ingenic JZ4755 SoC. Signed-off-by: Siarhei Volkau --- drivers/clk/ingenic/Kconfig | 10 + drivers/clk/ingenic/Makefile | 1 + drivers/clk/ingenic/jz4755-cgu.c | 346 +++++++++++++++++++++++++++++++ 3 files changed, 357 insertions(+) create mode 100644 drivers/clk/ingenic/jz4755-cgu.c diff --git a/drivers/clk/ingenic/Kconfig b/drivers/clk/ingenic/Kconfig index 898f1bc47..f80ac4f29 100644 --- a/drivers/clk/ingenic/Kconfig +++ b/drivers/clk/ingenic/Kconfig @@ -15,6 +15,16 @@ config INGENIC_CGU_JZ4740 If building for a JZ4740 SoC, you want to say Y here. +config INGENIC_CGU_JZ4755 + bool "Ingenic JZ4755 CGU driver" + default MACH_JZ4755 + select INGENIC_CGU_COMMON + help + Support the clocks provided by the CGU hardware on Ingenic JZ4755 + and compatible SoCs. + + If building for a JZ4755 SoC, you want to say Y here. + config INGENIC_CGU_JZ4725B bool "Ingenic JZ4725B CGU driver" default MACH_JZ4725B diff --git a/drivers/clk/ingenic/Makefile b/drivers/clk/ingenic/Makefile index 9edfaf461..81d8e23c2 100644 --- a/drivers/clk/ingenic/Makefile +++ b/drivers/clk/ingenic/Makefile @@ -1,6 +1,7 @@ # SPDX-License-Identifier: GPL-2.0-only obj-$(CONFIG_INGENIC_CGU_COMMON) += cgu.o pm.o obj-$(CONFIG_INGENIC_CGU_JZ4740) += jz4740-cgu.o +obj-$(CONFIG_INGENIC_CGU_JZ4755) += jz4755-cgu.o obj-$(CONFIG_INGENIC_CGU_JZ4725B) += jz4725b-cgu.o obj-$(CONFIG_INGENIC_CGU_JZ4760) += jz4760-cgu.o obj-$(CONFIG_INGENIC_CGU_JZ4770) += jz4770-cgu.o diff --git a/drivers/clk/ingenic/jz4755-cgu.c b/drivers/clk/ingenic/jz4755-cgu.c new file mode 100644 index 000000000..4f869efa7 --- /dev/null +++ b/drivers/clk/ingenic/jz4755-cgu.c @@ -0,0 +1,346 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Ingenic JZ4755 SoC CGU driver + * Heavily based on JZ4725b CGU driver + * + * Copyright (C) 2022 Siarhei Volkau + * Author: Siarhei Volkau + */ + +#include +#include +#include + +#include + +#include "cgu.h" +#include "pm.h" + +/* CGU register offsets */ +#define CGU_REG_CPCCR 0x00 +#define CGU_REG_LCR 0x04 +#define CGU_REG_CPPCR 0x10 +#define CGU_REG_CLKGR 0x20 +#define CGU_REG_OPCR 0x24 +#define CGU_REG_I2SCDR 0x60 +#define CGU_REG_LPCDR 0x64 +#define CGU_REG_MSCCDR 0x68 +#define CGU_REG_SSICDR 0x74 +#define CGU_REG_CIMCDR 0x7C + +/* bits within the LCR register */ +#define LCR_SLEEP BIT(0) + +static struct ingenic_cgu *cgu; + +static const s8 pll_od_encoding[4] = { + 0x0, 0x1, -1, 0x3, +}; + +static const u8 jz4755_cgu_cpccr_div_table[] = { + 1, 2, 3, 4, 6, 8, +}; + +static const u8 jz4755_cgu_pll_half_div_table[] = { + 2, 1, +}; + +static const struct ingenic_cgu_clk_info jz4755_cgu_clocks[] = { + + /* External clocks */ + + [JZ4755_CLK_EXT] = { "ext", CGU_CLK_EXT }, + [JZ4755_CLK_OSC32K] = { "osc32k", CGU_CLK_EXT }, + + [JZ4755_CLK_PLL] = { + "pll", CGU_CLK_PLL, + .parents = { JZ4755_CLK_EXT, -1, -1, -1 }, + .pll = { + .reg = CGU_REG_CPPCR, + .rate_multiplier = 1, + .m_shift = 23, + .m_bits = 9, + .m_offset = 2, + .n_shift = 18, + .n_bits = 5, + .n_offset = 2, + .od_shift = 16, + .od_bits = 2, + .od_max = 4, + .od_encoding = pll_od_encoding, + .stable_bit = 10, + .bypass_reg = CGU_REG_CPPCR, + .bypass_bit = 9, + .enable_bit = 8, + }, + }, + + /* Muxes & dividers */ + + [JZ4755_CLK_PLL_HALF] = { + "pll half", CGU_CLK_DIV, + .parents = { JZ4755_CLK_PLL, -1, -1, -1 }, + .div = { + CGU_REG_CPCCR, 21, 1, 1, -1, -1, -1, 0, + jz4755_cgu_pll_half_div_table, + }, + }, + + [JZ4755_CLK_EXT_HALF] = { + "ext half", CGU_CLK_DIV, + .parents = { JZ4755_CLK_EXT, -1, -1, -1 }, + .div = { + CGU_REG_CPCCR, 30, 1, 1, -1, -1, -1, 0, + NULL, + }, + }, + + [JZ4755_CLK_CCLK] = { + "cclk", CGU_CLK_DIV, + .parents = { JZ4755_CLK_PLL, -1, -1, -1 }, + .div = { + CGU_REG_CPCCR, 0, 1, 4, 22, -1, -1, 0, + jz4755_cgu_cpccr_div_table, + }, + }, + + [JZ4755_CLK_H0CLK] = { + "hclk", CGU_CLK_DIV, + .parents = { JZ4755_CLK_PLL, -1, -1, -1 }, + .div = { + CGU_REG_CPCCR, 4, 1, 4, 22, -1, -1, 0, + jz4755_cgu_cpccr_div_table, + }, + }, + + [JZ4755_CLK_PCLK] = { + "pclk", CGU_CLK_DIV, + .parents = { JZ4755_CLK_PLL, -1, -1, -1 }, + .div = { + CGU_REG_CPCCR, 8, 1, 4, 22, -1, -1, 0, + jz4755_cgu_cpccr_div_table, + }, + }, + + [JZ4755_CLK_MCLK] = { + "mclk", CGU_CLK_DIV, + .parents = { JZ4755_CLK_PLL, -1, -1, -1 }, + .div = { + CGU_REG_CPCCR, 12, 1, 4, 22, -1, -1, 0, + jz4755_cgu_cpccr_div_table, + }, + }, + + [JZ4755_CLK_H1CLK] = { + "h1clk", CGU_CLK_DIV, + .parents = { JZ4755_CLK_PLL, -1, -1, -1 }, + .div = { + CGU_REG_CPCCR, 16, 1, 4, 22, -1, -1, 0, + jz4755_cgu_cpccr_div_table, + }, + }, + + [JZ4755_CLK_UDC] = { + "udc", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE, + .parents = { JZ4755_CLK_EXT_HALF, JZ4755_CLK_PLL_HALF, -1, -1 }, + .mux = { CGU_REG_CPCCR, 29, 1 }, + .div = { CGU_REG_CPCCR, 23, 1, 6, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 10 }, + }, + + [JZ4755_CLK_LCD] = { + "lcd", CGU_CLK_DIV | CGU_CLK_GATE, + .parents = { JZ4755_CLK_PLL_HALF, -1, -1, -1 }, + .div = { CGU_REG_LPCDR, 0, 1, 11, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 9 }, + }, + + [JZ4755_CLK_MMC] = { + "mmc", CGU_CLK_DIV, + .parents = { JZ4755_CLK_PLL_HALF, -1, -1, -1 }, + .div = { CGU_REG_MSCCDR, 0, 1, 5, -1, -1, -1 }, + }, + + [JZ4755_CLK_I2S] = { + "i2s", CGU_CLK_MUX | CGU_CLK_DIV, + .parents = { JZ4755_CLK_EXT_HALF, JZ4755_CLK_PLL_HALF, -1, -1 }, + .mux = { CGU_REG_CPCCR, 31, 1 }, + .div = { CGU_REG_I2SCDR, 0, 1, 9, -1, -1, -1 }, + }, + + [JZ4755_CLK_SPI] = { + "spi", CGU_CLK_DIV | CGU_CLK_GATE, + .parents = { JZ4755_CLK_PLL_HALF, -1, -1, -1 }, + .div = { CGU_REG_SSICDR, 0, 1, 4, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 4 }, + }, + + [JZ4755_CLK_TVE] = { + "tve", CGU_CLK_MUX | CGU_CLK_GATE, + .parents = { JZ4755_CLK_LCD, JZ4755_CLK_EXT, -1, -1 }, + .mux = { CGU_REG_LPCDR, 31, 1 }, + .gate = { CGU_REG_CLKGR, 18 }, + }, + + [JZ4755_CLK_RTC] = { + "rtc", CGU_CLK_MUX | CGU_CLK_GATE, + .parents = { JZ4755_CLK_EXT512, JZ4755_CLK_OSC32K, -1, -1 }, + .mux = { CGU_REG_OPCR, 2, 1}, + .gate = { CGU_REG_CLKGR, 2 }, + }, + + [JZ4755_CLK_CIM] = { + "cim", CGU_CLK_DIV | CGU_CLK_GATE, + .parents = { JZ4755_CLK_PLL_HALF, -1, -1, -1 }, + .div = { CGU_REG_CIMCDR, 0, 1, 8, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 8 }, + }, + + /* Gate-only clocks */ + + [JZ4755_CLK_UART0] = { + "uart0", CGU_CLK_GATE, + .parents = { JZ4755_CLK_EXT_HALF, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 0 }, + }, + + [JZ4755_CLK_UART1] = { + "uart1", CGU_CLK_GATE, + .parents = { JZ4755_CLK_EXT_HALF, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 14 }, + }, + + [JZ4755_CLK_UART2] = { + "uart2", CGU_CLK_GATE, + .parents = { JZ4755_CLK_EXT_HALF, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 15 }, + }, + + [JZ4755_CLK_ADC] = { + "adc", CGU_CLK_GATE, + .parents = { JZ4755_CLK_EXT_HALF, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 7 }, + }, + + [JZ4755_CLK_AIC] = { + "aic", CGU_CLK_GATE, + .parents = { JZ4755_CLK_EXT_HALF, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 5 }, + }, + + [JZ4755_CLK_I2C] = { + "i2c", CGU_CLK_GATE, + .parents = { JZ4755_CLK_EXT_HALF, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 3 }, + }, + + [JZ4755_CLK_BCH] = { + "bch", CGU_CLK_GATE, + .parents = { JZ4755_CLK_MCLK/* not sure */, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 11 }, + }, + + [JZ4755_CLK_TCU] = { + "tcu", CGU_CLK_GATE, + .parents = { JZ4755_CLK_EXT, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 1 }, + }, + + [JZ4755_CLK_DMA] = { + "dma", CGU_CLK_GATE, + .parents = { JZ4755_CLK_PCLK, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 12 }, + }, + + [JZ4755_CLK_MMC0] = { + "mmc0", CGU_CLK_GATE, + .parents = { JZ4755_CLK_MMC, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 6 }, + }, + + [JZ4755_CLK_MMC1] = { + "mmc1", CGU_CLK_GATE, + .parents = { JZ4755_CLK_MMC, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 16 }, + }, + + [JZ4755_CLK_AUX_CPU] = { + "aux_cpu", CGU_CLK_GATE, + .parents = { JZ4755_CLK_H1CLK, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 24 }, + }, + + [JZ4755_CLK_AHB1] = { + "ahb1", CGU_CLK_GATE, + .parents = { JZ4755_CLK_H1CLK, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 23 }, + }, + + [JZ4755_CLK_IDCT] = { + "idct", CGU_CLK_GATE, + .parents = { JZ4755_CLK_H1CLK, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 22 }, + }, + + [JZ4755_CLK_DB] = { + "db", CGU_CLK_GATE, + .parents = { JZ4755_CLK_H1CLK, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 21 }, + }, + + [JZ4755_CLK_ME] = { + "me", CGU_CLK_GATE, + .parents = { JZ4755_CLK_H1CLK, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 20 }, + }, + + [JZ4755_CLK_MC] = { + "mc", CGU_CLK_GATE, + .parents = { JZ4755_CLK_H1CLK, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 19 }, + }, + + [JZ4755_CLK_TSSI] = { + "tssi", CGU_CLK_GATE, + .parents = { JZ4755_CLK_EXT_HALF/* not sure */, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 17 }, + }, + + [JZ4755_CLK_IPU] = { + "ipu", CGU_CLK_GATE, + .parents = { JZ4755_CLK_PLL_HALF/* not sure */, -1, -1, -1 }, + .gate = { CGU_REG_CLKGR, 13 }, + }, + + [JZ4755_CLK_EXT512] = { + "ext/512", CGU_CLK_FIXDIV, + .parents = { JZ4755_CLK_EXT }, + + .fixdiv = { 512 }, + }, + + [JZ4755_CLK_UDC_PHY] = { + "udc_phy", CGU_CLK_GATE, + .parents = { JZ4755_CLK_EXT_HALF, -1, -1, -1 }, + .gate = { CGU_REG_OPCR, 6, true }, + }, +}; + +static void __init jz4755_cgu_init(struct device_node *np) +{ + int retval; + + cgu = ingenic_cgu_new(jz4755_cgu_clocks, + ARRAY_SIZE(jz4755_cgu_clocks), np); + if (!cgu) { + pr_err("%s: failed to initialise CGU\n", __func__); + return; + } + + retval = ingenic_cgu_register_clocks(cgu); + if (retval) + pr_err("%s: failed to register CGU Clocks\n", __func__); + + ingenic_cgu_register_syscore_ops(cgu); +} +CLK_OF_DECLARE_DRIVER(jz4755_cgu, "ingenic,jz4755-cgu", jz4755_cgu_init);