From patchwork Fri Mar 17 20:05:28 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Frank Li X-Patchwork-Id: 71423 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:604a:0:0:0:0:0 with SMTP id j10csp543275wrt; Fri, 17 Mar 2023 13:21:53 -0700 (PDT) X-Google-Smtp-Source: AK7set/tMP4svdrLB/S9Xazf8u5Eh54OoP+3B54ZFE53dr7vQWbtLbN9CdCnV8Y5XOiJkMebC0lD X-Received: by 2002:a05:6a00:1bce:b0:626:5bd:d33 with SMTP id o14-20020a056a001bce00b0062605bd0d33mr5721815pfw.0.1679084512647; Fri, 17 Mar 2023 13:21:52 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1679084512; cv=pass; d=google.com; s=arc-20160816; b=mBLmckA44thPbF4J8tC6v6LB630reJsca5LB7aWx7nN1ELe4LDpH71rnQl1sMZaLwS 9BeVk7a66blxL0UeVOK2kWFn6gJcJ3f1KqzlmHeA/A5RscugUv/nh/B1KafpEy6Cw3NY oACrhHM7FId+SwoMXMoa1X97TvRJt9tMGr2YvRRqaHSWi3HbcINH2Hi0km1j0MTdMGCH 0jdhlcGugz0OH0TK6pQMFeiSubGEEAJPii2WfI7ZDGbFmjqL1KSICS7fzlgRxOD7FRXQ 44V9sL1IBdrRRt46ie4uaLDwtD3lYT9mnngu5JBAMmqt+bdq0dp/BuXCd65+KJ2Hraji J7CQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:content-transfer-encoding :message-id:date:subject:cc:to:from:dkim-signature; bh=3xOikXLUd3mdw4n/ebvDMoCshw6zEkWNoFHdj+c0CvY=; b=0PSBtiWBaIgIOp4IB3AY6A8gmX2cZ6Hq4B4CzYfFC/5Bs08O9n8drOpT/GoOUadbCw XgCduFfwDSGVqvHVViwNdeNzaMiIOox/HxzcLnxXn0rmlYXKEcSA2XHzXhFToF0Ik/LT aVsOtBkxrMndFHb4OPORx10v9UILgCEQn/AWCTyyT3EX6XKMa14lyokVpLbceSRv6keX ssYk3/DZ3qiGYEGH8nMUL8eMa/xlNgKt4e7Dw0Jft+RM/mMpsEC+PL+gk8K2fCyCOQqk QVXKecyqUs2pa93KAyVdpjEeNzrS/UzyuZsJpmwNsL2RHOy78TfkJDm0IhVCaavvR1KX nTmQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@nxp.com header.s=selector2 header.b=BKtPr3I0; arc=pass (i=1 spf=pass spfdomain=nxp.com dkim=pass dkdomain=nxp.com dmarc=pass fromdomain=nxp.com); spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id q186-20020a632ac3000000b0050bfc1d1b6esi1237351pgq.419.2023.03.17.13.21.37; Fri, 17 Mar 2023 13:21:52 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@nxp.com header.s=selector2 header.b=BKtPr3I0; arc=pass (i=1 spf=pass spfdomain=nxp.com dkim=pass dkdomain=nxp.com dmarc=pass fromdomain=nxp.com); spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229754AbjCQUF5 (ORCPT + 99 others); Fri, 17 Mar 2023 16:05:57 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58264 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229488AbjCQUF4 (ORCPT ); Fri, 17 Mar 2023 16:05:56 -0400 Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-he1eur04on0622.outbound.protection.outlook.com [IPv6:2a01:111:f400:fe0d::622]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BA3DD14218; Fri, 17 Mar 2023 13:05:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=iYxB+TgKePFOEbd4Un5ViSZjpHU1LURM0ndfbKzYuupB7PRroj/LL4e5sWIznkE+xY8m/q6rdKjV9cnaerkD/98Oj98cOWm3VSH1yVWLTcEsV8dEssqMpZZD0SSrA/qYuyycETUA3t7UsQ9D3T2DVJKueEV9p9RYw3XcobAQIir9r8BKCJFNZs8odZREuEuGaPQjav2DiOAKNp8P5U44O8nE5vQqhKcEon3cnbNGsUyrtn33iDomm+n6Az4FaTMFKIsPmnOzR+/wzyxgDOtv6J7FeXIl5xnwKQCi2QU5FjLidVv4p8UVKERoy3jy1S9OCCP0AUHZI9F2vzNmmuQsXA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=3xOikXLUd3mdw4n/ebvDMoCshw6zEkWNoFHdj+c0CvY=; b=K0gHtqi7Ed2E54UmfLbKhhd5oWBwRNGkzgvBxnrO95hm/T3UB9r4J8uQXpn4RU8SY5YtPjLHWkF6gf3dr4aw7J0XowIYPZ3vtlQe4YZJTWey/+x/zNdXheqff7f6awcihbdZEV0Nkk3wTkv1qnXj8QFMvpLnsTDGcWxzx1FN0mQCbL2eAmBWFIDQGJbgofSqMzHHH/txDmkR5ORaIr4AhnWCDxVt+yvVBUpDUSZW9WFaVKObE7DQaMHzVKnBWJYhYCpW4MYMsdkf3ARuY93c2f/d8xFIzbVSjs0pvUNzHAi4ewTgV/Wpvg5r8asyw2GENZRWGZL9JS78ViKZpkPU9w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=3xOikXLUd3mdw4n/ebvDMoCshw6zEkWNoFHdj+c0CvY=; b=BKtPr3I0CUUC9/B+AZMaNx8xgJohyje2WcWCjXE8nyHWHCyL2/iGcRgkTZFUZS8EBXTQHfnQMKKC+X38X+sHnbaWi+R5MTvC7F2wla8Pm91xN3edfYb81AOOrL6grphY6s3LAwUA0MF530PGzLPLRXGgja5N0x/EjUc7a+jg4i0= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from AM6PR04MB4838.eurprd04.prod.outlook.com (2603:10a6:20b:4::16) by DB9PR04MB8446.eurprd04.prod.outlook.com (2603:10a6:10:2ce::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.35; Fri, 17 Mar 2023 20:05:47 +0000 Received: from AM6PR04MB4838.eurprd04.prod.outlook.com ([fe80::fb2a:a683:b78e:b9b5]) by AM6PR04MB4838.eurprd04.prod.outlook.com ([fe80::fb2a:a683:b78e:b9b5%4]) with mapi id 15.20.6178.029; Fri, 17 Mar 2023 20:05:47 +0000 From: Frank Li To: lorenzo.pieralisi@arm.com Cc: kw@linux.com, Zhiqiang.Hou@nxp.com, bhelgaas@google.com, devicetree@vger.kernel.org, gustavo.pimentel@synopsys.com, leoyang.li@nxp.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, minghuan.Lian@nxp.com, mingkai.hu@nxp.com, robh+dt@kernel.org, roy.zang@nxp.com, shawnguo@kernel.org Subject: [PATCH 1/1] PCI: layerscape: Add power management support Date: Fri, 17 Mar 2023 16:05:28 -0400 Message-Id: <20230317200528.2481154-1-Frank.Li@nxp.com> X-Mailer: git-send-email 2.34.1 X-ClientProxiedBy: SJ0PR13CA0226.namprd13.prod.outlook.com (2603:10b6:a03:2c1::21) To AM6PR04MB4838.eurprd04.prod.outlook.com (2603:10a6:20b:4::16) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM6PR04MB4838:EE_|DB9PR04MB8446:EE_ X-MS-Office365-Filtering-Correlation-Id: 86f769e7-5bb7-4fb1-de5a-08db2722ff32 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 5802URhgl14onqhiSlHAVGH/vG8YOQcpa2UL3mG3Gas0u4go221oebohjauAy08IEMgYsvNagY0I7gJMw8iiVM6QC484MTyvRTpa6HjqRBdajKa1xm3tVxzUcJH97g2tXQUjw0SfMQyYu+q1vkFo4gJzrYpj0VFgWuN9lqeVvldt0aImit0Rc2U4Q5IIyBEj1sOJcBhXfhsa2kAh45j8ynUlda5M7jWL9AsiFPh7iJdFbX+jnTMj7RNJSVurLGzaxAjv2GKWgT0IK6QF9/+FBSCH77q/z2EV7oJ6C50L+W/LkhttpUN19RpdT/p033kyUSpzsqxcFnI8Z+JUv9U968FXlDh1KlD1TeCQdRSs+vMsvi/wwkkGrDCoEtN418rG/wek7KH77uN/8njiKGAtmlw9tkT4SQeZ+fLBWFeFCYQtKLewNRKK9ev9zLr2k4nT8XxXoV5D46wPdVGjC3qERLEh+hmpsnbsopLerMP25gDTGJkYbEduyP7/MNLljaY9PBN+X6iQsnEPrnlFnASbTsCTRRgX+SqEzzjBOwPpg7cwSNy4C0U56XsF5gD8piBZfg20rlpsjtgEPN65sMyILNzJ/O8UNzwhLPoXalxQx6tz/CkyobUjBqF4AYXfSfkLRRNCx/2iKHT5yMRmssTz97E9K9MVkokcwUWYirW0we3dgbIUUfMKa0rDJnxDBm6p X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:AM6PR04MB4838.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230025)(4636009)(346002)(376002)(366004)(39860400002)(396003)(136003)(451199018)(41300700001)(30864003)(8936002)(5660300002)(2906002)(7416002)(86362001)(36756003)(38350700002)(38100700002)(478600001)(52116002)(6916009)(8676002)(6666004)(6486002)(966005)(66946007)(66556008)(66476007)(1076003)(4326008)(66574015)(83380400001)(316002)(6506007)(26005)(6512007)(2616005)(186003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?HhQOHzdCLK4uXlbpp6MuivgHQmvx?= =?utf-8?q?mures+bnv89W9on0s3Ug2LHZOaEZOg6SwYFjRAi1c6avnSVaLHsMBNSocMbEkfLZG?= =?utf-8?q?RHGUj5eGT3f1YrXLB1V6pldn0/LkpyaLPfo2eMvcURm3ILvYYqtG/e6TVV8dmOxUH?= =?utf-8?q?Wzi9HmrGgi/ruax5fNois0AV/6ILh8/CDxM0UlA5xP0iugPe9rUp6DsO8/uBmlygZ?= =?utf-8?q?CoTVQGyKiDIQ8Vw+0gY2L24O9aRik3pOVMXQ8Rtq9jJW9nGlypsf98aykcmbo46e0?= =?utf-8?q?qaC1jd/UNbqB34ZV0O/ldplCEGtoXT5fpfs4IrYTOXjs9F9iQe01IGmATGoiveZa3?= =?utf-8?q?ChlUr+ZW0lEnyoBhHgDqFa5abFWZY0eNGT0kTjf1Y3ewl0y9ihEoSNPmp7vx07HJx?= =?utf-8?q?g86MM6biaXLvdaBWaoIXKxdFip39eHuesRUcZuejG2jgCWSUbACGBS03K0GDr3Fm0?= =?utf-8?q?XZa1K13rC9kjgbdXKUO1iuOdh9mQW9Ex7KMDkyFJGL+CQ2KSdCAOhS+/V8Dh8WJFa?= =?utf-8?q?Us/TPf3GrDaivgtokxAYyBsSAu7hSCxNCcUVWqmndb1Skb2gbNirQuYepgXbECEfe?= =?utf-8?q?55YkE806BqxUxFBCOpeMD/Qk4uFfXOKiq6caEPN+biu2yLh0aRm+inBqY+tHTtDuB?= =?utf-8?q?axMv+nq5w9OaGrbcqUbNgJ7q4a0ivzj3d7O6TiYhPcWdINut8qNY0/kDq2azzIDug?= =?utf-8?q?2b2s4P1SDh2OScYb20/IhbWEFq/3lTGuBPJnAREKJoWP/P+ufTq0vweSZwTM0epXT?= =?utf-8?q?ISkTESY1gSCufpfQJ1P2ZMAOfCPie9hQixO6NrliQHce0PBmksaPJZPODxWo+7yc4?= =?utf-8?q?4PaLPDJbfYiS0hbkKQcC6aH4V6f4VT3YIIz+ANu5npDmBcfAlS+axCXUVAXS4g0aS?= =?utf-8?q?HKCdm6l1X8xqWjZAvZen34l1SbG39rEaLCuwwKZFU8qGNRlvemMIbUnVcRwbW8gPP?= =?utf-8?q?yy4n/NyVzkXNzY6IdsCa419BFSk6xRgxF4e189imXE/trjG/XW1GowPu/eLtNgzHR?= =?utf-8?q?I9URIWg5hMqxX44wOa2rOlfQfUSZnYlo3/a16dYiW4I+bXqA537JsfQ9iJ0dJdNT5?= =?utf-8?q?GeYWOqmnvaBb3pYqHB+Yk12fWofonI7P1HFP5YSIn2q57/X9nwENhylWMYkCPv/XY?= =?utf-8?q?yqPgamJwW19Z5nuqGK7JVxDb1PcxDSLt7oKhudk2U2b8xqZvE/p3NuFbNGXpcNo3C?= =?utf-8?q?NcZFcFnzXAhy4jpeIynTOFRj4mEkpbzZdKm/BF+dhLx4VW93IhXT79bgz9WCcJZRz?= =?utf-8?q?IhKoHAeQ9bttmpURDNFEvU1XGQVg4qi4YtU5DrZe02pbL7jOLGHeCOemZebtQjjDk?= =?utf-8?q?7J/dQn6RsHfOtkwceMaNC8Jud8RFUY36+WPT++Ipmyp2x7yUJZQsSFly/na4UwesT?= =?utf-8?q?j2vz7aSfNIVHB6whotxnxlBvjqgkFjXx6VyNCMfx3wLDrUX26iINuOIfIyH+0FeCE?= =?utf-8?q?inX/PA1pumkPQEv3I1Ex/YfSBMPjRhe+0idIUNUvDT8an7oeuzNCYY9h1HkEK5eKr?= =?utf-8?q?1u0zTNLOSRlG?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 86f769e7-5bb7-4fb1-de5a-08db2722ff32 X-MS-Exchange-CrossTenant-AuthSource: AM6PR04MB4838.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 17 Mar 2023 20:05:47.1483 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: PL6yY7mZCzQ6KA8dEdzEoNdiaN3NhJR9blJDV+flZ7uP8aydqT0AXjO5Obv2iYIKXxcwlMp1Em75nX+R5KYrtQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR04MB8446 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FORGED_SPF_HELO,SPF_HELO_PASS, T_SPF_PERMERROR,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1760647721986626481?= X-GMAIL-MSGID: =?utf-8?q?1760647721986626481?= From: Hou Zhiqiang Add PME_Turn_Off/PME_TO_Ack handshake sequence, and finally put the PCIe controller into D3 state after the L2/L3 ready state transition process completion. Signed-off-by: Hou Zhiqiang Signed-off-by: Frank Li --- This patch continue an old serial https://lore.kernel.org/lkml/20210407030948.3845-1-Zhiqiang.Hou@nxp.com/ dt-bind document about big-endian patch already accepted. This patch fixed Krzysztof Wilczyński's comments at v5 version and reposted. drivers/pci/controller/dwc/pci-layerscape.c | 408 ++++++++++++++++++- drivers/pci/controller/dwc/pcie-designware.h | 1 + 2 files changed, 400 insertions(+), 9 deletions(-) diff --git a/drivers/pci/controller/dwc/pci-layerscape.c b/drivers/pci/controller/dwc/pci-layerscape.c index ed5fb492fe08..4e7be6b25832 100644 --- a/drivers/pci/controller/dwc/pci-layerscape.c +++ b/drivers/pci/controller/dwc/pci-layerscape.c @@ -8,9 +8,11 @@ * Author: Minghuan Lian */ +#include #include #include #include +#include #include #include #include @@ -27,12 +29,59 @@ #define PCIE_ABSERR 0x8d0 /* Bridge Slave Error Response Register */ #define PCIE_ABSERR_SETTING 0x9401 /* Forward error of non-posted request */ +/* PF Message Command Register */ +#define LS_PCIE_PF_MCR 0x2c +#define PF_MCR_PTOMR BIT(0) +#define PF_MCR_EXL2S BIT(1) + +/* LS1021A PEXn PM Write Control Register */ +#define SCFG_PEXPMWRCR(idx) (0x5c + (idx) * 0x64) +#define PMXMTTURNOFF BIT(31) +#define SCFG_PEXSFTRSTCR 0x190 +#define PEXSR(idx) BIT(idx) + +/* LS1043A PEX PME Control Register */ +#define SCFG_PEXPMECR 0x144 +#define PEXPME(idx) BIT(31 - (idx) * 4) + +/* LS1043A PEX LUT Debug Register */ +#define LS_PCIE_LDBG 0x7fc +#define LDBG_SR BIT(30) +#define LDBG_WE BIT(31) + #define PCIE_IATU_NUM 6 +#define LS_PCIE_IS_L2(v) \ + (((v) & PORT_LOGIC_LTSSM_STATE_MASK) == PORT_LOGIC_LTSSM_STATE_L2) + +struct ls_pcie; + +struct ls_pcie_host_pm_ops { + int (*pm_init)(struct ls_pcie *pcie); + void (*send_turn_off_message)(struct ls_pcie *pcie); + void (*exit_from_l2)(struct ls_pcie *pcie); +}; + +struct ls_pcie_drvdata { + const u32 pf_off; + const u32 lut_off; + const struct ls_pcie_host_pm_ops *pm_ops; +}; + struct ls_pcie { struct dw_pcie *pci; + const struct ls_pcie_drvdata *drvdata; + void __iomem *pf_base; + void __iomem *lut_base; + bool big_endian; + bool ep_presence; + bool pm_support; + struct regmap *scfg; + int index; }; +#define ls_pcie_lut_readl_addr(addr) ls_pcie_lut_readl(pcie, addr) +#define ls_pcie_pf_readl_addr(addr) ls_pcie_pf_readl(pcie, addr) #define to_ls_pcie(x) dev_get_drvdata((x)->dev) static bool ls_pcie_is_bridge(struct ls_pcie *pcie) @@ -73,6 +122,219 @@ static void ls_pcie_fix_error_response(struct ls_pcie *pcie) iowrite32(PCIE_ABSERR_SETTING, pci->dbi_base + PCIE_ABSERR); } +static u32 ls_pcie_lut_readl(struct ls_pcie *pcie, u32 off) +{ + if (pcie->big_endian) + return ioread32be(pcie->lut_base + off); + + return ioread32(pcie->lut_base + off); +} + +static void ls_pcie_lut_writel(struct ls_pcie *pcie, u32 off, u32 val) +{ + if (pcie->big_endian) + return iowrite32be(val, pcie->lut_base + off); + + return iowrite32(val, pcie->lut_base + off); +} + +static u32 ls_pcie_pf_readl(struct ls_pcie *pcie, u32 off) +{ + if (pcie->big_endian) + return ioread32be(pcie->pf_base + off); + + return ioread32(pcie->pf_base + off); +} + +static void ls_pcie_pf_writel(struct ls_pcie *pcie, u32 off, u32 val) +{ + if (pcie->big_endian) + return iowrite32be(val, pcie->pf_base + off); + + return iowrite32(val, pcie->pf_base + off); +} + +static void ls_pcie_send_turnoff_msg(struct ls_pcie *pcie) +{ + u32 val; + int ret; + + val = ls_pcie_pf_readl(pcie, LS_PCIE_PF_MCR); + val |= PF_MCR_PTOMR; + ls_pcie_pf_writel(pcie, LS_PCIE_PF_MCR, val); + + ret = readx_poll_timeout(ls_pcie_pf_readl_addr, LS_PCIE_PF_MCR, + val, !(val & PF_MCR_PTOMR), 100, 10000); + if (ret) + dev_warn(pcie->pci->dev, "poll turn off message timeout\n"); +} + +static void ls1021a_pcie_send_turnoff_msg(struct ls_pcie *pcie) +{ + u32 val; + + if (!pcie->scfg) { + dev_dbg(pcie->pci->dev, "SYSCFG is NULL\n"); + return; + } + + /* Send Turn_off message */ + regmap_read(pcie->scfg, SCFG_PEXPMWRCR(pcie->index), &val); + val |= PMXMTTURNOFF; + regmap_write(pcie->scfg, SCFG_PEXPMWRCR(pcie->index), val); + + /* + * Components with an upstream port must respond to + * PME_Turn_Off with PME_TO_Ack but we can't check. + * + * The standard recommends a 1-10ms timeout after which to + * proceed anyway as if acks were received. + */ + mdelay(10); + + /* Clear Turn_off message */ + regmap_read(pcie->scfg, SCFG_PEXPMWRCR(pcie->index), &val); + val &= ~PMXMTTURNOFF; + regmap_write(pcie->scfg, SCFG_PEXPMWRCR(pcie->index), val); +} + +static void ls1043a_pcie_send_turnoff_msg(struct ls_pcie *pcie) +{ + u32 val; + + if (!pcie->scfg) { + dev_dbg(pcie->pci->dev, "SYSCFG is NULL\n"); + return; + } + + /* Send Turn_off message */ + regmap_read(pcie->scfg, SCFG_PEXPMECR, &val); + val |= PEXPME(pcie->index); + regmap_write(pcie->scfg, SCFG_PEXPMECR, val); + + /* + * Components with an upstream port must respond to + * PME_Turn_Off with PME_TO_Ack but we can't check. + * + * The standard recommends a 1-10ms timeout after which to + * proceed anyway as if acks were received. + */ + mdelay(10); + + /* Clear Turn_off message */ + regmap_read(pcie->scfg, SCFG_PEXPMECR, &val); + val &= ~PEXPME(pcie->index); + regmap_write(pcie->scfg, SCFG_PEXPMECR, val); +} + +static void ls_pcie_exit_from_l2(struct ls_pcie *pcie) +{ + u32 val; + int ret; + + val = ls_pcie_pf_readl(pcie, LS_PCIE_PF_MCR); + val |= PF_MCR_EXL2S; + ls_pcie_pf_writel(pcie, LS_PCIE_PF_MCR, val); + + ret = readx_poll_timeout(ls_pcie_pf_readl_addr, LS_PCIE_PF_MCR, + val, !(val & PF_MCR_EXL2S), 100, 10000); + if (ret) + dev_warn(pcie->pci->dev, "poll exit L2 state timeout\n"); +} + +static void ls_pcie_retrain_link(struct ls_pcie *pcie) +{ + struct dw_pcie *pci = pcie->pci; + u8 offset = dw_pcie_find_capability(pci, PCI_CAP_ID_EXP); + u32 val; + + val = dw_pcie_readw_dbi(pci, offset + PCI_EXP_LNKCTL); + val |= PCI_EXP_LNKCTL_RL; + dw_pcie_writew_dbi(pci, offset + PCI_EXP_LNKCTL, val); +} + +static void ls1021a_pcie_exit_from_l2(struct ls_pcie *pcie) +{ + u32 val; + + regmap_read(pcie->scfg, SCFG_PEXSFTRSTCR, &val); + val |= PEXSR(pcie->index); + regmap_write(pcie->scfg, SCFG_PEXSFTRSTCR, val); + + regmap_read(pcie->scfg, SCFG_PEXSFTRSTCR, &val); + val &= ~PEXSR(pcie->index); + regmap_write(pcie->scfg, SCFG_PEXSFTRSTCR, val); + + ls_pcie_retrain_link(pcie); +} + +static void ls1043a_pcie_exit_from_l2(struct ls_pcie *pcie) +{ + u32 val; + + val = ls_pcie_lut_readl(pcie, LS_PCIE_LDBG); + val |= LDBG_WE; + ls_pcie_lut_writel(pcie, LS_PCIE_LDBG, val); + + val = ls_pcie_lut_readl(pcie, LS_PCIE_LDBG); + val |= LDBG_SR; + ls_pcie_lut_writel(pcie, LS_PCIE_LDBG, val); + + val = ls_pcie_lut_readl(pcie, LS_PCIE_LDBG); + val &= ~LDBG_SR; + ls_pcie_lut_writel(pcie, LS_PCIE_LDBG, val); + + val = ls_pcie_lut_readl(pcie, LS_PCIE_LDBG); + val &= ~LDBG_WE; + ls_pcie_lut_writel(pcie, LS_PCIE_LDBG, val); + + ls_pcie_retrain_link(pcie); +} + +static int ls1021a_pcie_pm_init(struct ls_pcie *pcie) +{ + struct device *dev = pcie->pci->dev; + u32 index[2]; + int ret; + + pcie->scfg = syscon_regmap_lookup_by_phandle(dev->of_node, + "fsl,pcie-scfg"); + if (IS_ERR(pcie->scfg)) { + ret = PTR_ERR(pcie->scfg); + dev_err(dev, "No syscfg phandle specified\n"); + goto error; + } + + ret = of_property_read_u32_array(dev->of_node, "fsl,pcie-scfg", + index, 2); + if (ret) + goto error; + + pcie->index = index[1]; + + return 0; +error: + pcie->scfg = NULL; + return ret; +} + +static int ls_pcie_pm_init(struct ls_pcie *pcie) +{ + return 0; +} + +static void ls_pcie_set_dstate(struct ls_pcie *pcie, u32 dstate) +{ + struct dw_pcie *pci = pcie->pci; + u8 offset = dw_pcie_find_capability(pci, PCI_CAP_ID_PM); + u32 val; + + val = dw_pcie_readw_dbi(pci, offset + PCI_PM_CTRL); + val &= ~PCI_PM_CTRL_STATE_MASK; + val |= dstate; + dw_pcie_writew_dbi(pci, offset + PCI_PM_CTRL, val); +} + static int ls_pcie_host_init(struct dw_pcie_rp *pp) { struct dw_pcie *pci = to_dw_pcie_from_pp(pp); @@ -86,23 +348,65 @@ static int ls_pcie_host_init(struct dw_pcie_rp *pp) ls_pcie_drop_msg_tlp(pcie); + if (dw_pcie_link_up(pci)) { + dev_dbg(pci->dev, "Endpoint is present\n"); + pcie->ep_presence = true; + } + + if (pcie->drvdata->pm_ops && pcie->drvdata->pm_ops->pm_init && + !pcie->drvdata->pm_ops->pm_init(pcie)) + pcie->pm_support = true; + return 0; } +static struct ls_pcie_host_pm_ops ls1021a_pcie_host_pm_ops = { + .pm_init = &ls1021a_pcie_pm_init, + .send_turn_off_message = &ls1021a_pcie_send_turnoff_msg, + .exit_from_l2 = &ls1021a_pcie_exit_from_l2, +}; + +static struct ls_pcie_host_pm_ops ls1043a_pcie_host_pm_ops = { + .pm_init = &ls1021a_pcie_pm_init, + .send_turn_off_message = &ls1043a_pcie_send_turnoff_msg, + .exit_from_l2 = &ls1043a_pcie_exit_from_l2, +}; + +static struct ls_pcie_host_pm_ops ls_pcie_host_pm_ops = { + .pm_init = &ls_pcie_pm_init, + .send_turn_off_message = &ls_pcie_send_turnoff_msg, + .exit_from_l2 = &ls_pcie_exit_from_l2, +}; + static const struct dw_pcie_host_ops ls_pcie_host_ops = { .host_init = ls_pcie_host_init, }; +static const struct ls_pcie_drvdata ls1021a_drvdata = { + .pm_ops = &ls1021a_pcie_host_pm_ops, +}; + +static const struct ls_pcie_drvdata ls1043a_drvdata = { + .lut_off = 0x10000, + .pm_ops = &ls1043a_pcie_host_pm_ops, +}; + +static const struct ls_pcie_drvdata layerscape_drvdata = { + .lut_off = 0x80000, + .pf_off = 0xc0000, + .pm_ops = &ls_pcie_host_pm_ops, +}; + static const struct of_device_id ls_pcie_of_match[] = { - { .compatible = "fsl,ls1012a-pcie", }, - { .compatible = "fsl,ls1021a-pcie", }, - { .compatible = "fsl,ls1028a-pcie", }, - { .compatible = "fsl,ls1043a-pcie", }, - { .compatible = "fsl,ls1046a-pcie", }, - { .compatible = "fsl,ls2080a-pcie", }, - { .compatible = "fsl,ls2085a-pcie", }, - { .compatible = "fsl,ls2088a-pcie", }, - { .compatible = "fsl,ls1088a-pcie", }, + { .compatible = "fsl,ls1012a-pcie", .data = &layerscape_drvdata }, + { .compatible = "fsl,ls1021a-pcie", .data = &ls1021a_drvdata }, + { .compatible = "fsl,ls1028a-pcie", .data = &layerscape_drvdata }, + { .compatible = "fsl,ls1043a-pcie", .data = &ls1043a_drvdata }, + { .compatible = "fsl,ls1046a-pcie", .data = &layerscape_drvdata }, + { .compatible = "fsl,ls2080a-pcie", .data = &layerscape_drvdata }, + { .compatible = "fsl,ls2085a-pcie", .data = &layerscape_drvdata }, + { .compatible = "fsl,ls2088a-pcie", .data = &layerscape_drvdata }, + { .compatible = "fsl,ls1088a-pcie", .data = &layerscape_drvdata }, { }, }; @@ -121,6 +425,8 @@ static int ls_pcie_probe(struct platform_device *pdev) if (!pci) return -ENOMEM; + pcie->drvdata = of_device_get_match_data(dev); + pci->dev = dev; pci->pp.ops = &ls_pcie_host_ops; @@ -131,6 +437,14 @@ static int ls_pcie_probe(struct platform_device *pdev) if (IS_ERR(pci->dbi_base)) return PTR_ERR(pci->dbi_base); + pcie->big_endian = of_property_read_bool(dev->of_node, "big-endian"); + + if (pcie->drvdata->lut_off) + pcie->lut_base = pci->dbi_base + pcie->drvdata->lut_off; + + if (pcie->drvdata->pf_off) + pcie->pf_base = pci->dbi_base + pcie->drvdata->pf_off; + if (!ls_pcie_is_bridge(pcie)) return -ENODEV; @@ -139,12 +453,88 @@ static int ls_pcie_probe(struct platform_device *pdev) return dw_pcie_host_init(&pci->pp); } +static bool ls_pcie_pm_check(struct ls_pcie *pcie) +{ + if (!pcie->ep_presence) { + dev_dbg(pcie->pci->dev, "Endpoint isn't present\n"); + return false; + } + + if (!pcie->pm_support) + return false; + + return true; +} + +#ifdef CONFIG_PM_SLEEP +static int ls_pcie_suspend_noirq(struct device *dev) +{ + struct ls_pcie *pcie = dev_get_drvdata(dev); + struct dw_pcie *pci = pcie->pci; + u32 val; + int ret; + + if (!ls_pcie_pm_check(pcie)) + return 0; + + pcie->drvdata->pm_ops->send_turn_off_message(pcie); + + /* 10ms timeout to check L2 ready */ + ret = readl_poll_timeout(pci->dbi_base + PCIE_PORT_DEBUG0, + val, LS_PCIE_IS_L2(val), 100, 10000); + if (ret) { + dev_err(dev, "PCIe link enter L2 timeout! ltssm = 0x%x\n", val); + return ret; + } + + ls_pcie_set_dstate(pcie, 0x3); + + return 0; +} + +static int ls_pcie_resume_noirq(struct device *dev) +{ + struct ls_pcie *pcie = dev_get_drvdata(dev); + struct dw_pcie *pci = pcie->pci; + int ret; + + if (!ls_pcie_pm_check(pcie)) + return 0; + + ls_pcie_set_dstate(pcie, 0x0); + + pcie->drvdata->pm_ops->exit_from_l2(pcie); + + ret = ls_pcie_host_init(&pci->pp); + if (ret) { + dev_err(dev, "PCIe host init failed! ret = 0x%x\n", ret); + return ret; + } + + dw_pcie_setup_rc(&pci->pp); + + ret = dw_pcie_wait_for_link(pci); + if (ret) { + dev_err(dev, "Wait link up timeout! ret = 0x%x\n", ret); + return ret; + } + + return 0; +} +#endif /* CONFIG_PM_SLEEP */ + +static const struct dev_pm_ops ls_pcie_pm_ops = { + SET_NOIRQ_SYSTEM_SLEEP_PM_OPS(ls_pcie_suspend_noirq, + ls_pcie_resume_noirq) +}; + static struct platform_driver ls_pcie_driver = { .probe = ls_pcie_probe, .driver = { .name = "layerscape-pcie", .of_match_table = ls_pcie_of_match, .suppress_bind_attrs = true, + .pm = &ls_pcie_pm_ops, }, }; builtin_platform_driver(ls_pcie_driver); diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h index 79713ce075cc..7de8409e2433 100644 --- a/drivers/pci/controller/dwc/pcie-designware.h +++ b/drivers/pci/controller/dwc/pcie-designware.h @@ -94,6 +94,7 @@ #define PCIE_PORT_DEBUG0 0x728 #define PORT_LOGIC_LTSSM_STATE_MASK 0x1f #define PORT_LOGIC_LTSSM_STATE_L0 0x11 +#define PORT_LOGIC_LTSSM_STATE_L2 0x15 #define PCIE_PORT_DEBUG1 0x72C #define PCIE_PORT_DEBUG1_LINK_UP BIT(4) #define PCIE_PORT_DEBUG1_LINK_IN_TRAINING BIT(29)