From patchwork Tue Oct 18 12:38:47 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sinthu Raja X-Patchwork-Id: 4160 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4ac7:0:0:0:0:0 with SMTP id y7csp1952598wrs; Tue, 18 Oct 2022 06:13:06 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7Du0kqEFwOFt5Qa7w725rDqornE78Ex6SkfjRp+dTA5Cg3O9St8Cqk0u4mluRtGWmAniee X-Received: by 2002:a05:6402:557:b0:458:7488:8958 with SMTP id i23-20020a056402055700b0045874888958mr2529002edx.242.1666098785822; Tue, 18 Oct 2022 06:13:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666098785; cv=none; d=google.com; s=arc-20160816; b=vaIGjuXpDhTxnHTg8rn+RcqLNKKpZosyYMeDIwTAzMxPQ63E+Q+6YPb20y2kSBygat NIY5THXKPvxIxMs+zJW+sbeD0/bHBl0wZhUDeGGg4IOCjshws+GMmwueUSAd8t0QON+/ 34pTEfs5YDrVrXfhooiz3k/YETn22LSJS46/0F7Uac8bJkAKjitV2vOcodKF/MNto4wF ITc4FtnG0QnxWLdUw6PetnfqsMvldfEJAR/9S0sXx2BF7Elb5wDPeVH5LAH+9/rpubmP jmkDQiQ3Ck67zGbA16IS6VQXyzOoN0K+xKx+llUnlGfqbJX2RCBSECW13fXBimVoQS3w Pwdg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=3Z1rGp2v9mEwXt8YXEuSWE0c803I39TsUvISP9jq4E8=; b=WiDmCceJPj6ZXqRvTZ/L8jF237INPx653Qo0OX712Avg1ao1WxKJLHbym9vRpZk15F 3/CO2fHginy5syF597dq2BlZ7XyqTBZCh6wbd2HxauDXHubzGB62594k/h1+GKH/Y7Lq Y1YrG1Uf3HDs3uqakmnqvWo2RxmhNylJVVd64v8YLHO/9U9tSCvdORcTQ0nhrDuTDdI2 lop18+6X9bwKb3h13leXfyX8s/mZY/Bq5O84Jsa/XSrIpH9ooVdA2mWAOGsFa4a+utmv J61wOUk9xdt+dw6UPBHc6RjaGalijY9revvqQ6+1HQsvcl9okIdo9s9/pDFAEMAX6LV6 fnQQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mistralsolutions.com header.s=google header.b="D2pYHZ/+"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mistralsolutions.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id k19-20020aa7c053000000b004573f60f27csi10769996edo.440.2022.10.18.06.12.17; Tue, 18 Oct 2022 06:13:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mistralsolutions.com header.s=google header.b="D2pYHZ/+"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mistralsolutions.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230229AbiJRNGj (ORCPT + 99 others); Tue, 18 Oct 2022 09:06:39 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53996 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230250AbiJRNGb (ORCPT ); Tue, 18 Oct 2022 09:06:31 -0400 X-Greylist: delayed 1282 seconds by postgrey-1.37 at lindbergh.monkeyblade.net; Tue, 18 Oct 2022 06:06:27 PDT Received: from egress-ip4b.ess.de.barracuda.com (egress-ip4b.ess.de.barracuda.com [18.185.115.208]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8960AC5897 for ; Tue, 18 Oct 2022 06:06:26 -0700 (PDT) Received: from mail-il1-f197.google.com (mail-il1-f197.google.com [209.85.166.197]) by mx-outbound42-3.eu-central-1c.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Tue, 18 Oct 2022 13:06:24 +0000 Received: by mail-il1-f197.google.com with SMTP id f15-20020a056e020b4f00b002fa34db70f0so11908365ilu.2 for ; Tue, 18 Oct 2022 06:06:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=mistralsolutions.com; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=3Z1rGp2v9mEwXt8YXEuSWE0c803I39TsUvISP9jq4E8=; b=D2pYHZ/+8B138uAPKr/q23TuJOUTgkZk1gh4ZiN12mRtS6ICUEtsquemwKVZyHrNTt UHKsP+KHrI3MZ1X3zF6dkq7mlgoxtHDKXDDyUyx2Kysh/xDLDtFa8Mi+Wgh0k4Z2KHsA /lro36w88gNNsi3c3kGttAKRle+rdlRL5XqIQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=3Z1rGp2v9mEwXt8YXEuSWE0c803I39TsUvISP9jq4E8=; b=WCwey2GZhsi2W8yp9JOo6zYf31YZ6ErMKHXYIOTX27a/zD3E+jUMqjirHaT/a3ktmo OyG6IvogwHaObnVkoRxHFmkPgOWtRxz9/cb4Z6KWznuIgOKvDSkZnCiilgkV+Tn6ocNv Jf0NtkxiEq+0+Yd8+DkgL/5nPoAz/5oettwfYTi5lqq8aUy0l30V0cs0DU0pcTzP5/jX IUk0hkRvrLUTbJQCWGYDGk3LvMR4DxamM4hW5CB//lFObMw7ja0jNlQwRWwXL+j7lc9C J0gb6XdW4Jj938tlvMn23g8IO0xSDx90O0UmDkhbQZAdb7I0Hh92GSdMU4QpOdVG1auy 9svw== X-Gm-Message-State: ACrzQf1fKQi+CMN+swqg+whfULousBPxl03IZDV2kutxcCGRt/YD7YlU XO/YZpubO/0tmfw0oUHlBleGEGiO4j3QvdAiX61TF6EpWgeUDlbgzaPljgXZew/ey1oP5hFt5Ve 6SHshlOTsvVjpkig6tjtrUx9VAfoDg9zxGMLtd3XVfq65lhKUs+Z9K+oJcN+A X-Received: by 2002:a63:698a:0:b0:41c:8dfa:e622 with SMTP id e132-20020a63698a000000b0041c8dfae622mr2427448pgc.465.1666097105366; Tue, 18 Oct 2022 05:45:05 -0700 (PDT) X-Received: by 2002:a63:698a:0:b0:41c:8dfa:e622 with SMTP id e132-20020a63698a000000b0041c8dfae622mr2427428pgc.465.1666097105093; Tue, 18 Oct 2022 05:45:05 -0700 (PDT) Received: from localhost.localdomain ([2401:4900:330a:c5d2:e90c:db79:45c8:3513]) by smtp.gmail.com with ESMTPSA id a17-20020a621a11000000b00563ce1905f4sm9110102pfa.5.2022.10.18.05.45.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 18 Oct 2022 05:45:04 -0700 (PDT) From: Sinthu Raja X-Google-Original-From: Sinthu Raja To: Nishanth Menon , Tero Kristo , Rob Herring Cc: Vignesh Raghavendra , Krzysztof Kozlowski , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Sinthu Raja Subject: [PATCH 1/3] dt-bindings: arm: ti: Add binding for AM68 SK Date: Tue, 18 Oct 2022 18:08:47 +0530 Message-Id: <20221018123849.23695-2-sinthu.raja@ti.com> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20221018123849.23695-1-sinthu.raja@ti.com> References: <20221018123849.23695-1-sinthu.raja@ti.com> MIME-Version: 1.0 X-BESS-ID: 1666098383-310755-17559-920-1 X-BESS-VER: 2019.1_20221004.2324 X-BESS-Apparent-Source-IP: 209.85.166.197 X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.243545 [from cloudscan9-124.eu-central-1a.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_SC0_MISMATCH_TO META: Envelope rcpt doesn't match header 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS91090 scores of KILL_LEVEL=7.0 tests=BSF_SC0_MISMATCH_TO, BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW, RCVD_IN_MSPIKE_H2,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747031009363626954?= X-GMAIL-MSGID: =?utf-8?q?1747031200518470880?= From: Sinthu Raja AM68 Starter Kit is a low cost, small form factor board designed for TI's AM68 SoC which is optimized to provide best in class performance for industrial applications and add binding for the same. Signed-off-by: Sinthu Raja --- Documentation/devicetree/bindings/arm/ti/k3.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/ti/k3.yaml b/Documentation/devicetree/bindings/arm/ti/k3.yaml index 28b8232e1c5b..54f983fb23cf 100644 --- a/Documentation/devicetree/bindings/arm/ti/k3.yaml +++ b/Documentation/devicetree/bindings/arm/ti/k3.yaml @@ -69,6 +69,7 @@ properties: items: - enum: - ti,j721s2-evm + - ti,am68-sk - const: ti,j721s2 additionalProperties: true From patchwork Tue Oct 18 12:38:48 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Sinthu Raja X-Patchwork-Id: 4161 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4ac7:0:0:0:0:0 with SMTP id y7csp1952655wrs; Tue, 18 Oct 2022 06:13:12 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7ivqdhC34U+Lo02SanzZ5SJDNfa7lpsCiPrwx6NtudfM8tz+EPOqcsEMGMXOmkTRCP4HiY X-Received: by 2002:a63:20f:0:b0:439:c92f:e6d1 with SMTP id 15-20020a63020f000000b00439c92fe6d1mr2584988pgc.334.1666098792204; Tue, 18 Oct 2022 06:13:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666098792; cv=none; d=google.com; s=arc-20160816; b=BRYdjn0h31uKguzUvTiNfBBwu8ekbmMeJdXB3Z+tU5UTy8fylkh0bFGusbzZiK0j/x db2vzKKkE9+gdSdYpkiKAhMjCKtyClnjcU7O9K3vWNhNuD1VqlPfO3POXPtaExPBbk0Z BPQVqb1qh3XaClGewKJO7rP5GZ4x7HXGjyx1K32+5GMDDzR/PveLG38vb0R8DxrezaqC 9pbiVknQ6ns6VT8tAxyZghyz+96B+dSbHiTKDUAnhfLES4B00/MYS5aksJoX/KODnSYf snsVJiKkrdPjykAZfXWm1lbBB9kxzr21KhyJL4u1sPe60GYHTPZJiXSG5Ig1vQTa37da /2AQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Uo+ITjhG9HDjqWHd8nAsV6QBhaSqq9cRpHoiwNcyW4A=; b=D4XcPW/PqydWBFP3RN5rG5tOAyQdpo90LuxekwofKX88M6ypN+/2P4n30+Rlpcol4Y BkADVX0nN7p6iO6Xc4NFPwHlYKbCyRaWDEk2uADBSEryX//ldrSXRWGhqm3wxeYZRFOG bBNcnhuJ8ncdek2Sj/996LNKbNS/CtpA205HiAry64mmSrOVa+EcGV4DHsXTv4UYm5JN 3q9tTPnt6tshqD36LtelnbQEblfTqG9gXVhXodNmbxKefGiUg/REpb8GeZpquOdJlZpI BdrQXnWpK2b41NK8QR0d4cgXDLw1xuhTX9xr4MPt2zs6p7DTPlLiumTkB/FC6cV193KO rVUQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mistralsolutions.com header.s=google header.b=GDrWWocz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mistralsolutions.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id t20-20020a056a00139400b0052ea6666960si16032845pfg.337.2022.10.18.06.12.38; Tue, 18 Oct 2022 06:13:12 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mistralsolutions.com header.s=google header.b=GDrWWocz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mistralsolutions.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230030AbiJRNJU (ORCPT + 99 others); Tue, 18 Oct 2022 09:09:20 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57338 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229841AbiJRNJT (ORCPT ); Tue, 18 Oct 2022 09:09:19 -0400 Received: from egress-ip33b.ess.de.barracuda.com (egress-ip33b.ess.de.barracuda.com [18.185.115.237]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A930FC7060 for ; Tue, 18 Oct 2022 06:08:42 -0700 (PDT) Received: from mail-qk1-f197.google.com (mail-qk1-f197.google.com [209.85.222.197]) by mx-outbound21-93.eu-central-1b.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Tue, 18 Oct 2022 13:08:37 +0000 Received: by mail-qk1-f197.google.com with SMTP id o13-20020a05620a2a0d00b006cf9085682dso12111412qkp.7 for ; Tue, 18 Oct 2022 06:08:37 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=mistralsolutions.com; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Uo+ITjhG9HDjqWHd8nAsV6QBhaSqq9cRpHoiwNcyW4A=; b=GDrWWocz25yGPOiU4gqn2W3P8RmJp4bJNXQAB2DWSHeMURx4Y28M2hjdlpKnVmiN6X Ho6ST12/VQa2ARfdV0M7LcWqMsOih8GEnMFnFSAiyvKKO2flJAhJ4fugnmAcxXbWUCKE rda7hbX4qmki3JQwilEsR9AMPigZ/TGYClPjg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Uo+ITjhG9HDjqWHd8nAsV6QBhaSqq9cRpHoiwNcyW4A=; b=jVDHjXoNZr1s7aYqelTuH2UfVens7V8btPuPGQIAMtU//lSrokNX6hPCU57TQxl9ss c3DDAsNMVMtGOcvWCofRh2TNvFXjxlWiNmD2zYhlq4hjDurWRGvQbHOGxlaMv0HO5QzR woAu/2qT2rkQEhIf75ce14bYIxxf2OGbO6F+goiIOzvkkbo8dLKlRIWn9ybeM8TMKDFd +JuPWkPkveYynVFymLpbYRTv4SAitHmD7g5SlmB5ABcUJauq1N9l5m61EUWtSbwZQzWv 2DMgQTBOJZT4ow9x5AKIOT3Zxh5M3KBr0RuEMQt9BX7ZV5SNaCjRQ9St+gSh1NT9CqNk AwOQ== X-Gm-Message-State: ACrzQf1y/2DRA8u7JUxP7QL3u8/T8WNBr4ZSj1688k7f6MxLABnsg6xl AC1qs74ranjOZiBf8+PiO3/Wg1uQd50PtJ9w4Mv2B+RwqSZFhRzXKUeY3aIVH3PieZKlWrxYD0R QTCJJVelFZN9JUYPPMosC+GX5sqx4yJUu/pREdkE+wVMfrApSFs7sFEz4QBI6 X-Received: by 2002:a17:902:be18:b0:178:b9c9:97b8 with SMTP id r24-20020a170902be1800b00178b9c997b8mr2766072pls.38.1666097110369; Tue, 18 Oct 2022 05:45:10 -0700 (PDT) X-Received: by 2002:a17:902:be18:b0:178:b9c9:97b8 with SMTP id r24-20020a170902be1800b00178b9c997b8mr2766048pls.38.1666097110071; Tue, 18 Oct 2022 05:45:10 -0700 (PDT) Received: from localhost.localdomain ([2401:4900:330a:c5d2:e90c:db79:45c8:3513]) by smtp.gmail.com with ESMTPSA id a17-20020a621a11000000b00563ce1905f4sm9110102pfa.5.2022.10.18.05.45.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 18 Oct 2022 05:45:09 -0700 (PDT) From: Sinthu Raja X-Google-Original-From: Sinthu Raja To: Nishanth Menon , Tero Kristo , Rob Herring Cc: Vignesh Raghavendra , Krzysztof Kozlowski , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Sinthu Raja Subject: [PATCH 2/3] arm64: dts: ti: Add initial support for AM68 SK System on Module Date: Tue, 18 Oct 2022 18:08:48 +0530 Message-Id: <20221018123849.23695-3-sinthu.raja@ti.com> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20221018123849.23695-1-sinthu.raja@ti.com> References: <20221018123849.23695-1-sinthu.raja@ti.com> MIME-Version: 1.0 X-BESS-ID: 1666098517-305469-5652-12520-1 X-BESS-VER: 2019.1_20221004.2324 X-BESS-Apparent-Source-IP: 209.85.222.197 X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.243545 [from cloudscan8-153.eu-central-1a.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_SC0_MISMATCH_TO META: Envelope rcpt doesn't match header 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS91090 scores of KILL_LEVEL=7.0 tests=BSF_SC0_MISMATCH_TO, BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW, RCVD_IN_MSPIKE_H2,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747031068064002114?= X-GMAIL-MSGID: =?utf-8?q?1747031207371778667?= From: Sinthu Raja AM68 Starter Kit (SK)[1] is a low cost, small form factor board designed for TI’s AM68 SoC. TI’s AM68 SoC comprises of dual core A72, high performance vision accelerators, hardware accelerators, latest C71x DSP, high bandwidth real-time IPs for capture and display. The SoC is power optimized to provide best in class performance for industrial applications. AM68 SK supports the following interfaces: * 16 GB LPDDR4 RAM * x1 Gigabit Ethernet interface * x1 USB 3.1 Type-C port * x2 USB 3.1 Type-A ports * x1 PCIe M.2 M Key * 512 Mbit OSPI flash * x2 CSI2 Camera interface (RPi and TI Camera connector) * 40-pin Raspberry Pi GPIO header SK's System on Module (SoM) contains the SoC and DDR. Therefore, add DT node for the SOC and DDR on the SoM. Schematics: https://www.ti.com/lit/zip/SPRR463 TRM: http://www.ti.com/lit/pdf/spruj28 Signed-off-by: Sinthu Raja --- arch/arm64/boot/dts/ti/k3-am68-sk-som.dtsi | 129 +++++++++++++++++++++ 1 file changed, 129 insertions(+) create mode 100644 arch/arm64/boot/dts/ti/k3-am68-sk-som.dtsi diff --git a/arch/arm64/boot/dts/ti/k3-am68-sk-som.dtsi b/arch/arm64/boot/dts/ti/k3-am68-sk-som.dtsi new file mode 100644 index 000000000000..734c13eb0490 --- /dev/null +++ b/arch/arm64/boot/dts/ti/k3-am68-sk-som.dtsi @@ -0,0 +1,129 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/ + */ + +/dts-v1/; + +#include "k3-j721s2.dtsi" +#include + +/ { + memory@80000000 { + device_type = "memory"; + /* 16 GB RAM */ + reg = <0x00 0x80000000 0x00 0x80000000>, + <0x08 0x80000000 0x03 0x80000000>; + }; + + /* Reserving memory regions still pending */ + reserved_memory: reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + secure_ddr: optee@9e800000 { + reg = <0x00 0x9e800000 0x00 0x01800000>; + alignment = <0x1000>; + no-map; + }; + + }; + +}; + +&mailbox0_cluster0 { + status = "disabled"; +}; + +&mailbox0_cluster1 { + status = "disabled"; +}; + +&mailbox0_cluster2 { + status = "disabled"; +}; + +&mailbox0_cluster3 { + status = "disabled"; +}; + +&mailbox0_cluster4 { + status = "disabled"; +}; + +&mailbox0_cluster5 { + status = "disabled"; +}; + +&mailbox0_cluster6 { + status = "disabled"; +}; + +&mailbox0_cluster7 { + status = "disabled"; +}; + +&mailbox0_cluster8 { + status = "disabled"; +}; + +&mailbox0_cluster9 { + status = "disabled"; +}; + +&mailbox0_cluster10 { + status = "disabled"; +}; + +&mailbox0_cluster11 { + status = "disabled"; +}; + +&mailbox1_cluster0 { + status = "disabled"; +}; + +&mailbox1_cluster1 { + status = "disabled"; +}; + +&mailbox1_cluster2 { + status = "disabled"; +}; + +&mailbox1_cluster3 { + status = "disabled"; +}; + +&mailbox1_cluster4 { + status = "disabled"; +}; + +&mailbox1_cluster5 { + status = "disabled"; +}; + +&mailbox1_cluster6 { + status = "disabled"; +}; + +&mailbox1_cluster7 { + status = "disabled"; +}; + +&mailbox1_cluster8 { + status = "disabled"; +}; + +&mailbox1_cluster9 { + status = "disabled"; +}; + +&mailbox1_cluster10 { + status = "disabled"; +}; + +&mailbox1_cluster11 { + status = "disabled"; +}; From patchwork Tue Oct 18 12:38:49 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sinthu Raja X-Patchwork-Id: 4164 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:4ac7:0:0:0:0:0 with SMTP id y7csp1954547wrs; Tue, 18 Oct 2022 06:16:59 -0700 (PDT) X-Google-Smtp-Source: AMsMyM7FAqPYaGGDuyRjQgSekCzybjDhtlRkaq68wx8ju/CGEHqMTcs8dyrTl6+tiHLD8x21E8BC X-Received: by 2002:a17:90a:d983:b0:20a:ec04:e028 with SMTP id d3-20020a17090ad98300b0020aec04e028mr38453504pjv.122.1666099018945; Tue, 18 Oct 2022 06:16:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1666099018; cv=none; d=google.com; s=arc-20160816; b=Lev0tWm22Pf6ON2rrqjekp7TVOYTgEusxPNeOsOEW2CuTWq3dF0Dz6CLKFCjrWMwmC qA7c4yondE/ehNLxGNOHG7UKXx3QPA03eyRaQIGKdLX5iL9amuf8k1iEgiztMB08ZBIv /dr9bTZoTiKcX0+VDX2wE3B2kRGqHpxX9NESRTbzh5Dapo+ztzgm5G1xWG61Up3gdfXQ xHofTvuMC5GRn0dclBh63aWlMG58enk/gq9BzTGBiTNAw8fKDW3eipBpqha137suqFLj vzeO7dAY5vaFpS+ArzYJQikq02jaayQIY4EodEtT77c009yxr381NL89va7QsDjxjCbx arng== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=7gUNAKJLQD4mhpB+2CwqveRQRM7i9T+yPyinXJEn1U4=; b=i4303cOgtqjoeqGpH15GabOdv6wozU6dj5it3fcR/2Kib0H2noSPVa2jkUvIggAYWn sM4BJ14HnTiSGIaDZ4VKtdD+czw43kCO4B9LshIU4/Vx+iuFyNlt4EeMZ3iSELG0FDJN GRFXPLvDfmSgvzAhSfukIOg5UJCPhq5ZJkFdAoxtimDTgU0PtW5v+9nrCLM1Xhdy9XRo uw2BCJcxnNLNps0nSf66dGAKXwh5kM/PR4pGFNvQCcbzZDOmpKQKPcRfoHdaIJ1tab0Y qf4h8uG4FXhEJDwKRaLLTGEXaJSIwq+0ogtC/YnryP4w1S85P7PAIa3FG4A/FT9vBp/N Syuw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mistralsolutions.com header.s=google header.b=EVNsbouI; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mistralsolutions.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id d32-20020a630e20000000b004525a153e80si14714739pgl.445.2022.10.18.06.16.44; Tue, 18 Oct 2022 06:16:58 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mistralsolutions.com header.s=google header.b=EVNsbouI; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mistralsolutions.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230332AbiJRNPH (ORCPT + 99 others); Tue, 18 Oct 2022 09:15:07 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45030 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230220AbiJRNO6 (ORCPT ); Tue, 18 Oct 2022 09:14:58 -0400 Received: from egress-ip33b.ess.de.barracuda.com (egress-ip33b.ess.de.barracuda.com [18.185.115.237]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 13B1D399F0 for ; Tue, 18 Oct 2022 06:14:48 -0700 (PDT) Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70]) by mx-outbound21-93.eu-central-1b.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Tue, 18 Oct 2022 13:14:44 +0000 Received: by mail-pj1-f70.google.com with SMTP id oo18-20020a17090b1c9200b0020bdba475afso11786850pjb.4 for ; Tue, 18 Oct 2022 06:14:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=mistralsolutions.com; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=7gUNAKJLQD4mhpB+2CwqveRQRM7i9T+yPyinXJEn1U4=; b=EVNsbouI6gDqzPK7MXpozm4ZyZwlRfAbR5HN2EldEvwuAluEXsSDgsQRpj9i6jRntk IYj/IJZlvT2g9C/R7b3mMc1MHy/3yNrlfOcdzyScOzJg3La9T4aIn3JLYksMQOjU+U1U Aj2J8IFnd4vMeX6c4b8sp+/gMHEZba/r1fAuw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=7gUNAKJLQD4mhpB+2CwqveRQRM7i9T+yPyinXJEn1U4=; b=ZiMrjyjffKz/MJb2Wy3WZs+4kNMt/krP1l74jBJ2QT+aMIUArdo8cs4VGus3HRAtQY zcb0NsX9htCjqnaAMztFvoDK1cPV0eA4aOQU7fRN43Vid68PEHSDEHXhEIh/8S+wO5Gq ZZs0BC9haDU42Jf4gtOuPFd/M27bWt6d1OD3QoJM9k9cS0uZxZemKor8CYXB6gJZofl2 3O3Vb03vUickoNfy+IVdVbX+pW5jPJgt26wVpSVPXg285zRr1I68ZYguowX98iRx7kLK MLT6qKj/rqImTSzM9inyaf9rA9c9pxiRHV7Jd1PcdG6e8mJ/uyiw1379Bl9kywdoTf6W Jgzg== X-Gm-Message-State: ACrzQf3L0p3p39ZeqZg4pG4VWnxoDeJzediz8HUZIwXog9d1F094ccI3 5aWZ52tEwYaNbYQMNU8pLQ8pS1P9uN0xdUhGKTzfqfZbxZfe67ME+7JQh/njziQwBTipdJ+Mmgi 9ocarbGwCoN0tsMIzuabPUEJ+oxsOjO9GkAg5OFf2bXxUaGLt9c3qEE9gQdLy X-Received: by 2002:a17:902:e945:b0:179:ce23:dd4d with SMTP id b5-20020a170902e94500b00179ce23dd4dmr2801742pll.68.1666097115290; Tue, 18 Oct 2022 05:45:15 -0700 (PDT) X-Received: by 2002:a17:902:e945:b0:179:ce23:dd4d with SMTP id b5-20020a170902e94500b00179ce23dd4dmr2801706pll.68.1666097114878; Tue, 18 Oct 2022 05:45:14 -0700 (PDT) Received: from localhost.localdomain ([2401:4900:330a:c5d2:e90c:db79:45c8:3513]) by smtp.gmail.com with ESMTPSA id a17-20020a621a11000000b00563ce1905f4sm9110102pfa.5.2022.10.18.05.45.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 18 Oct 2022 05:45:14 -0700 (PDT) From: Sinthu Raja X-Google-Original-From: Sinthu Raja To: Nishanth Menon , Tero Kristo , Rob Herring Cc: Vignesh Raghavendra , Krzysztof Kozlowski , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Sinthu Raja Subject: [PATCH 3/3] arch: arm64: ti: Add support for AM68 SK base board Date: Tue, 18 Oct 2022 18:08:49 +0530 Message-Id: <20221018123849.23695-4-sinthu.raja@ti.com> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20221018123849.23695-1-sinthu.raja@ti.com> References: <20221018123849.23695-1-sinthu.raja@ti.com> MIME-Version: 1.0 X-BESS-ID: 1666098884-305469-5648-12970-1 X-BESS-VER: 2019.1_20221004.2324 X-BESS-Apparent-Source-IP: 209.85.216.70 X-BESS-Outbound-Spam-Score: 0.50 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.243545 [from cloudscan9-14.eu-central-1a.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_SC0_MISMATCH_TO META: Envelope rcpt doesn't match header 0.50 BSF_RULE7568M META: Custom Rule 7568M 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.50 using account:ESS91090 scores of KILL_LEVEL=7.0 tests=BSF_SC0_MISMATCH_TO, BSF_RULE7568M, BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW, RCVD_IN_MSPIKE_H2,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1747031077109910676?= X-GMAIL-MSGID: =?utf-8?q?1747031445187413108?= From: Sinthu Raja The SK architecture comprises of baseboard and a SOM board. It is as follows, +--------------------------------------+---+ | | |<--Connectors | +---| | +---------------------------+ | | | | SOM | +---| | | | | | | | | +---| Power Supply | | | | | | +---------------------------+ | | | |<--+ | BASE BOARD | +------------------------------------------+ AM68 Starter Kit's baseboard contains most of the actual connectors, power supply etc. The System on Module (SoM) is plugged on to the base board. Therefore, add support for peripherals brought out in the base board. Schematics: https://www.ti.com/lit/zip/SPRR463 Signed-off-by: Sinthu Raja --- arch/arm64/boot/dts/ti/Makefile | 2 + .../boot/dts/ti/k3-am68-sk-base-board.dts | 459 ++++++++++++++++++ 2 files changed, 461 insertions(+) create mode 100644 arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makefile index 4555a5be2257..498b089d96f8 100644 --- a/arch/arm64/boot/dts/ti/Makefile +++ b/arch/arm64/boot/dts/ti/Makefile @@ -19,6 +19,8 @@ dtb-$(CONFIG_ARCH_K3) += k3-j7200-common-proc-board.dtb dtb-$(CONFIG_ARCH_K3) += k3-j721s2-common-proc-board.dtb +dtb-$(CONFIG_ARCH_K3) += k3-am68-sk-base-board.dtb + dtb-$(CONFIG_ARCH_K3) += k3-am642-evm.dtb dtb-$(CONFIG_ARCH_K3) += k3-am642-sk.dtb diff --git a/arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts b/arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts new file mode 100644 index 000000000000..f51cbd2e3b72 --- /dev/null +++ b/arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts @@ -0,0 +1,459 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/ + * + * Base Board: https://www.ti.com/lit/zip/SPRR463 + */ + +/dts-v1/; + +#include "k3-am68-sk-som.dtsi" +#include +#include +#include +#include + +/ { + compatible = "ti,am68-sk", "ti,j721s2"; + model = "Texas Instruments AM68 SK"; + + chosen { + stdout-path = "serial2:115200n8"; + bootargs = "console=ttyS2,115200n8 earlycon=ns16550a,mmio32,0x2880000"; + }; + + aliases { + serial2 = &main_uart8; + mmc1 = &main_sdhci1; + can0 = &mcu_mcan0; + can1 = &mcu_mcan1; + can2 = &main_mcan6; + can3 = &main_mcan7; + }; + + vusb_main: fixedregulator-vusb-main5v0 { + /* USB MAIN INPUT 5V DC */ + compatible = "regulator-fixed"; + regulator-name = "vusb-main5v0"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + regulator-always-on; + regulator-boot-on; + }; + + vsys_3v3: fixedregulator-vsys3v3 { + /* Output of LM5141 */ + compatible = "regulator-fixed"; + regulator-name = "vsys_3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + vin-supply = <&vusb_main>; + regulator-always-on; + regulator-boot-on; + }; + + vdd_mmc1: fixedregulator-sd { + /* Output of TPS22918 */ + compatible = "regulator-fixed"; + regulator-name = "vdd_mmc1"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + enable-active-high; + vin-supply = <&vsys_3v3>; + gpio = <&exp1 10 GPIO_ACTIVE_HIGH>; + }; + + vdd_sd_dv: gpio-regulator-TLV71033 { + /* Output of TLV71033 */ + compatible = "regulator-gpio"; + regulator-name = "tlv71033"; + pinctrl-names = "default"; + pinctrl-0 = <&vdd_sd_dv_pins_default>; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + vin-supply = <&vsys_3v3>; + gpios = <&main_gpio0 49 GPIO_ACTIVE_HIGH>; + states = <1800000 0x0>, + <3300000 0x1>; + }; + + vsys_io_1v8: regulator-vsys-io-1v8 { + compatible = "regulator-fixed"; + regulator-name = "vsys_io_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-always-on; + regulator-boot-on; + }; + + vsys_io_1v2: regulator-vsys-io-1v2 { + compatible = "regulator-fixed"; + regulator-name = "vsys_io_1v2"; + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + regulator-always-on; + regulator-boot-on; + }; + + transceiver1: can-phy0 { + compatible = "ti,tcan1042"; + #phy-cells = <0>; + max-bitrate = <5000000>; + pinctrl-names = "default"; + pinctrl-0 = <&mcu_mcan0_pins_default>; + standby-gpios = <&exp1 6 GPIO_ACTIVE_HIGH>; + }; + + transceiver2: can-phy1 { + compatible = "ti,tcan1042"; + #phy-cells = <0>; + max-bitrate = <5000000>; + pinctrl-names = "default"; + pinctrl-0 = <&mcu_mcan1_pins_default>; + standby-gpios = <&exp1 6 GPIO_ACTIVE_HIGH>; + }; + + transceiver3: can-phy2 { + compatible = "ti,tcan1042"; + #phy-cells = <0>; + max-bitrate = <5000000>; + pinctrl-names = "default"; + pinctrl-0 = <&main_mcan6_pins_default>; + standby-gpios = <&exp1 6 GPIO_ACTIVE_HIGH>; + }; + + transceiver4: can-phy3 { + compatible = "ti,tcan1042"; + #phy-cells = <0>; + max-bitrate = <5000000>; + pinctrl-names = "default"; + pinctrl-0 = <&main_mcan7_pins_default>; + standby-gpios = <&exp1 6 GPIO_ACTIVE_HIGH>; + }; +}; + +&main_pmx0 { + + main_uart8_pins_default: main-uart8-pins-default { + pinctrl-single,pins = < + J721S2_IOPAD(0x0d0, PIN_INPUT, 11) /* (AF26) SPI0_CS1.UART8_RXD */ + J721S2_IOPAD(0x0d4, PIN_OUTPUT, 11) /* (AH27) SPI0_CLK.UART8_TXD */ + >; + }; + + main_i2c0_pins_default: i2c0_pins_default { + pinctrl-single,pins = < + J721S2_IOPAD(0x0e0, PIN_INPUT, 0) /* (AH25) I2C0_SCL */ + J721S2_IOPAD(0x0e4, PIN_INPUT, 0) /* (AE24) I2C0_SDA */ + >; + }; + + main_mmc1_pins_default: main-mmc1-pins-default { + pinctrl-single,pins = < + J721S2_IOPAD(0x104, PIN_INPUT, 0) /* (P23) MMC1_CLK */ + J721S2_IOPAD(0x108, PIN_INPUT, 0) /* (N24) MMC1_CMD */ + J721S2_IOPAD(0x0fc, PIN_INPUT, 0) /* (M23) MMC1_DAT0 */ + J721S2_IOPAD(0x0f8, PIN_INPUT, 0) /* (P24) MMC1_DAT1 */ + J721S2_IOPAD(0x0f4, PIN_INPUT, 0) /* (R24) MMC1_DAT2 */ + J721S2_IOPAD(0x0f0, PIN_INPUT, 0) /* (R22) MMC1_DAT3 */ + J721S2_IOPAD(0x0e8, PIN_INPUT, 8) /* (AE25) TIMER_IO0.MMC1_SDCD */ + >; + }; + + vdd_sd_dv_pins_default: vdd-sd-dv-pins-default { + pinctrl-single,pins = < + J721S2_IOPAD(0x0c4, PIN_INPUT, 7) /* (AB26) ECAP0_IN_APWM_OUT.GPIO0_49 */ + >; + }; + + main_usbss0_pins_default: main-usbss0-pins-default { + pinctrl-single,pins = < + J721S2_IOPAD(0x0ec, PIN_OUTPUT, 6) /* (AG25) TIMER_IO1.USB0_DRVVBUS */ + >; + }; + + main_mcan6_pins_default: mcan6_pins_default { + pinctrl-single,pins = < + J721S2_IOPAD(0x098, PIN_INPUT, 0) /* (V25) MCASP0_AXR10.MCAN6_RX */ + J721S2_IOPAD(0x094, PIN_INPUT, 0) /* (AA25) MCASP0_AXR9.MCAN6_TX */ + >; + }; + + main_mcan7_pins_default: mcan7_pins_default { + pinctrl-single,pins = < + J721S2_IOPAD(0x0a0, PIN_INPUT, 0) /* (AB25) MCASP0_AXR12.MCAN7_RX */ + J721S2_IOPAD(0x09c, PIN_INPUT, 0) /* (T24) MCASP0_AXR11.MCAN7_TX */ + >; + }; + +}; + +&wkup_pmx0 { + mcu_cpsw_pins_default: mcu-cpsw-pins-default { + pinctrl-single,pins = < + J721S2_WKUP_IOPAD(0x094, PIN_INPUT, 0) /* (B22) MCU_RGMII1_RD0 */ + J721S2_WKUP_IOPAD(0x090, PIN_INPUT, 0) /* (B21) MCU_RGMII1_RD1 */ + J721S2_WKUP_IOPAD(0x08c, PIN_INPUT, 0) /* (C22) MCU_RGMII1_RD2 */ + J721S2_WKUP_IOPAD(0x088, PIN_INPUT, 0) /* (D23) MCU_RGMII1_RD3 */ + J721S2_WKUP_IOPAD(0x084, PIN_INPUT, 0) /* (D22) MCU_RGMII1_RXC */ + J721S2_WKUP_IOPAD(0x06c, PIN_INPUT, 0) /* (E23) MCU_RGMII1_RX_CTL */ + J721S2_WKUP_IOPAD(0x07c, PIN_OUTPUT, 0) /* (F23) MCU_RGMII1_TD0 */ + J721S2_WKUP_IOPAD(0x078, PIN_OUTPUT, 0) /* (G22) MCU_RGMII1_TD1 */ + J721S2_WKUP_IOPAD(0x074, PIN_OUTPUT, 0) /* (E21) MCU_RGMII1_TD2 */ + J721S2_WKUP_IOPAD(0x070, PIN_OUTPUT, 0) /* (E22) MCU_RGMII1_TD3 */ + J721S2_WKUP_IOPAD(0x080, PIN_OUTPUT, 0) /* (F21) MCU_RGMII1_TXC */ + J721S2_WKUP_IOPAD(0x068, PIN_OUTPUT, 0) /* (F22) MCU_RGMII1_TX_CTL */ + >; + }; + + mcu_mdio_pins_default: mcu-mdio-pins-default { + pinctrl-single,pins = < + J721S2_WKUP_IOPAD(0x09c, PIN_OUTPUT, 0) /* (A21) MCU_MDIO0_MDC */ + J721S2_WKUP_IOPAD(0x098, PIN_INPUT, 0) /* (A22) MCU_MDIO0_MDIO */ + >; + }; + + mcu_mcan0_pins_default: mcu-mcan0-pins-default { + pinctrl-single,pins = < + J721S2_WKUP_IOPAD(0x0bc, PIN_INPUT, 0) /* (E28) MCU_MCAN0_RX */ + J721S2_WKUP_IOPAD(0x0b8, PIN_OUTPUT, 0) /* (E27) MCU_MCAN0_TX */ + >; + }; + + mcu_mcan1_pins_default: mcu-mcan1-pins-default { + pinctrl-single,pins = < + J721S2_WKUP_IOPAD(0x0d4, PIN_INPUT, 0) /* (F26) WKUP_GPIO0_5.MCU_MCAN1_RX */ + J721S2_WKUP_IOPAD(0x0d0, PIN_OUTPUT, 0) /* (C23) WKUP_GPIO0_4.MCU_MCAN1_TX*/ + >; + }; + + mcu_i2c1_pins_default: mcu_i2c1_pins_default { + pinctrl-single,pins = < + J721S2_WKUP_IOPAD(0x0e0, PIN_INPUT, 0) /* (F24) WKUP_GPIO0_8.MCU_I2C1_SCL */ + J721S2_WKUP_IOPAD(0x0e4, PIN_INPUT, 0) /* (H26) WKUP_GPIO0_9.MCU_I2C1_SDA */ + >; + }; + +}; + +&main_gpio2 { + status = "disabled"; +}; + +&main_gpio4 { + status = "disabled"; +}; + +&main_gpio6 { + status = "disabled"; +}; + +&wkup_gpio1 { + status = "disabled"; +}; + +&wkup_uart0 { + status = "reserved"; +}; + +&main_uart0 { + status = "disabled"; +}; + +&main_uart1 { + status = "disabled"; +}; + +&main_uart2 { + status = "disabled"; +}; + +&main_uart3 { + status = "disabled"; +}; + +&main_uart4 { + status = "disabled"; +}; + +&main_uart5 { + status = "disabled"; +}; + +&main_uart6 { + status = "disabled"; +}; + +&main_uart7 { + status = "disabled"; +}; + +&main_uart8 { + pinctrl-names = "default"; + pinctrl-0 = <&main_uart8_pins_default>; + /* Shared with TFA on this platform */ + power-domains = <&k3_pds 357 TI_SCI_PD_SHARED>; +}; + +&main_uart9 { + status = "disabled"; +}; + +&main_i2c0 { + clock-frequency = <400000>; + + exp1: gpio@21 { + compatible = "ti,tca6424"; + reg = <0x21>; + gpio-controller; + #gpio-cells = <2>; + gpio-line-names = "CSI_VIO_SEL", "CSI_SEL_FPC_EXPn", "HDMI_PDn", + "HDMI_LS_OE", "DP0_3V3 _EN", "BOARDID_EEPROM_WP", + "CAN_STB", " ", "GPIO_uSD_PWR_EN", "eDP_ENABLE", + "IO_EXP_PCIe1_M.2_RTSz", "IO_EXP_MCU_RGMII_RST#", + "IO_EXP_CSI2_EXP_RSTz", " ", "CSI0_B_GPIO1", + "CSI1_B_GPIO1"; + }; +}; + +&main_i2c1 { + status = "disabled"; +}; + +&main_i2c2 { + status = "disabled"; +}; + +&main_i2c3 { + status = "disabled"; +}; + +&main_i2c4 { + status = "disabled"; +}; + +&main_i2c5 { + status = "disabled"; +}; + +&main_i2c6 { + status = "disabled"; +}; + +&main_sdhci0 { + status = "disabled"; +}; + +&main_sdhci1 { + /* SD card */ + pinctrl-0 = <&main_mmc1_pins_default>; + pinctrl-names = "default"; + disable-wp; + vmmc-supply = <&vdd_mmc1>; + vqmmc-supply = <&vdd_sd_dv>; +}; + +&mcu_cpsw { + pinctrl-names = "default"; + pinctrl-0 = <&mcu_cpsw_pins_default &mcu_mdio_pins_default>; +}; + +&davinci_mdio { + phy0: ethernet-phy@0 { + reg = <0>; + ti,rx-internal-delay = ; + ti,fifo-depth = ; + ti,min-output-impedance; + }; +}; + +&cpsw_port1 { + phy-mode = "rgmii-rxid"; + phy-handle = <&phy0>; +}; + +&mcu_mcan0 { + pinctrl-names = "default"; + pinctrl-0 = <&mcu_mcan0_pins_default>; + phys = <&transceiver1>; +}; + +&mcu_mcan1 { + pinctrl-names = "default"; + pinctrl-0 = <&mcu_mcan1_pins_default>; + phys = <&transceiver2>; +}; + +&main_mcan0 { + status = "disabled"; +}; + +&main_mcan1 { + status = "disabled"; +}; + +&main_mcan2 { + status = "disabled"; +}; + +&main_mcan3 { + status = "disabled"; +}; + +&main_mcan4 { + status = "disabled"; +}; + +&main_mcan5 { + status = "disabled"; +}; + +&main_mcan6 { + pinctrl-names = "default"; + pinctrl-0 = <&main_mcan6_pins_default>; + phys = <&transceiver3>; +}; + +&main_mcan7 { + pinctrl-names = "default"; + pinctrl-0 = <&main_mcan7_pins_default>; + phys = <&transceiver4>; +}; + +&main_mcan8 { + status = "disabled"; +}; + +&main_mcan9 { + status = "disabled"; +}; + +&main_mcan10 { + status = "disabled"; +}; + +&main_mcan11 { + status = "disabled"; +}; + +&main_mcan12 { + status = "disabled"; +}; + +&main_mcan13 { + status = "disabled"; +}; + +&main_mcan14 { + status = "disabled"; +}; + +&main_mcan15 { + status = "disabled"; +}; + +&main_mcan17 { + status = "disabled"; +};