From patchwork Tue Feb 14 14:23:55 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "juzhe.zhong@rivai.ai" X-Patchwork-Id: 57023 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp3003870wrn; Tue, 14 Feb 2023 06:26:05 -0800 (PST) X-Google-Smtp-Source: AK7set9/5VlpiKf7TYfQJA6iCvF0kjyKgL48sm+J8+U5HWHWNrwQnItbHKWLKw6+8k0tQNMvFfyN X-Received: by 2002:a50:ce1c:0:b0:4ac:be53:1789 with SMTP id y28-20020a50ce1c000000b004acbe531789mr2605581edi.40.1676384765345; Tue, 14 Feb 2023 06:26:05 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1676384765; cv=none; d=google.com; s=arc-20160816; b=C1J1h5MP7mKqsjMKqf+TukkDXegww4Fyw23tYDH/XNdmnbL4tITwXDydAfa6Fywvax pjYT+xar/FvyMAfo+2UUBiX4MmOAaqE7RE/1KJHeEqK2QIxZRtKxJxsPbAQs+FR54oLt 4MG2aOArHBu0ouoCDkzNXyipnCZO79O/q2eB1QebTgbF+PWhsHXX9wcBDUFRKaYUbKJ9 CTZe/NXmehFS4E7EX+23ellMmljN69fKcDP4o3rtmZx0q54PvCj3tk5oEcX46zs+1QP0 c6zEBKVDx+qHDaB+M/6HRoh617JisP6P1DCrsMfsEqu3MfUOJ6gnHMFtLB4ZDs7A0OOP 1kug== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:feedback-id :content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dmarc-filter:delivered-to; bh=lfWPRGkTCuz5vps1B2FCHH4eK9OCcDSy7Nte8Nt0LOw=; b=PZe+U/80jOlbNdPIfG9TIBUbGgmnbejCCHWkKPAsAHCNQxVwuDsjBBLZFV7sFkXC/a VKUXqhKdKwwNLxV2S4Lt1nZebl50hrzi3kLb72rEaYrRTajRliNyyZrLeZCeTflKbafa a2GHjmytF4DGI4msStdrpAQOXIxDkrNtnXQkHQSDcxf+mCoi2X+b5LlowGn56YRRNJc7 PJwxhUosTRMON21eK3+JKv+4WBrEatoRo+GmAc5gd5qftiUE66sbYU/62zv1KRDl2unO RFpnpgqIyhOR88+uwAos3fbQrUrA4j9351AGvqlJnneiXsCv8xatXDD4ecCDt7qXjt1y asEw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from sourceware.org (ip-8-43-85-97.sourceware.org. [8.43.85.97]) by mx.google.com with ESMTPS id u3-20020aa7d983000000b004ace603c65csi910201eds.247.2023.02.14.06.26.04 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Feb 2023 06:26:05 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) client-ip=8.43.85.97; Authentication-Results: mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 860273858035 for ; Tue, 14 Feb 2023 14:24:46 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from smtpbg153.qq.com (smtpbg153.qq.com [13.245.218.24]) by sourceware.org (Postfix) with ESMTPS id 012053857C5A for ; Tue, 14 Feb 2023 14:24:03 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 012053857C5A Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=rivai.ai Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=rivai.ai X-QQ-mid: bizesmtp90t1676384637twzd63q2 Received: from rios-cad5.localdomain ( [58.60.1.11]) by bizesmtp.qq.com (ESMTP) with id ; Tue, 14 Feb 2023 22:23:56 +0800 (CST) X-QQ-SSF: 01400000002000E0L000B00A0000000 X-QQ-FEAT: 90EFqYDyPxCnVDXm62iUKszsXffOa0LtyF1ZJNeDa5CVyvQREyh48OPsBunfK /apyCRMw7wV2cfmV5Kml1kHZTtTHkjab+EDZPPYjhC2rjxHw+rlN3S0oboHDHBvgUWogq54 Ve5U1KvttYagZ6QCF33IuSNgiQkIeE+LoyVz9GXVvukfWsHdFSE5sPcSYRW7G3BNO/iNpSa P4xLs7RqKEPW2NBL25JM1sa6YtXoYs5q6UfFAoLVDhe6QcX+n9gyAJJEwEPXNfGYQD3bIR0 SfiXnxpGCM8QGjE5pZvcPcFnW92Xz4nm6Ewa3fVMk9TNLJMIQTaZWUWJkh8O09cmWvd8fbo ECcHXN9jCpI85HuBsWtA8gXmfnf4FWGSvNTNdI5Triglf9GuKTJeSxvyVQQ2A== X-QQ-GoodBg: 2 From: juzhe.zhong@rivai.ai To: gcc-patches@gcc.gnu.org Cc: kito.cheng@gmail.com, Ju-Zhe Zhong Subject: [PATCH] RISC-V: Add vnmsac vv c++ api tests Date: Tue, 14 Feb 2023 22:23:55 +0800 Message-Id: <20230214142355.153302-1-juzhe.zhong@rivai.ai> X-Mailer: git-send-email 2.36.3 MIME-Version: 1.0 X-QQ-SENDSIZE: 520 Feedback-ID: bizesmtp:rivai.ai:qybglogicsvr:qybglogicsvr7 X-Spam-Status: No, score=-12.9 required=5.0 tests=BAYES_00, GIT_PATCH_0, KAM_DMARC_STATUS, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org Sender: "Gcc-patches" X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1757816831414788711?= X-GMAIL-MSGID: =?utf-8?q?1757816831414788711?= From: Ju-Zhe Zhong gcc/testsuite/ChangeLog: * g++.target/riscv/rvv/base/vnmsac_vv-1.C: New test. * g++.target/riscv/rvv/base/vnmsac_vv-2.C: New test. * g++.target/riscv/rvv/base/vnmsac_vv-3.C: New test. * g++.target/riscv/rvv/base/vnmsac_vv_mu-1.C: New test. * g++.target/riscv/rvv/base/vnmsac_vv_mu-2.C: New test. * g++.target/riscv/rvv/base/vnmsac_vv_mu-3.C: New test. * g++.target/riscv/rvv/base/vnmsac_vv_tu-1.C: New test. * g++.target/riscv/rvv/base/vnmsac_vv_tu-2.C: New test. * g++.target/riscv/rvv/base/vnmsac_vv_tu-3.C: New test. * g++.target/riscv/rvv/base/vnmsac_vv_tum-1.C: New test. * g++.target/riscv/rvv/base/vnmsac_vv_tum-2.C: New test. * g++.target/riscv/rvv/base/vnmsac_vv_tum-3.C: New test. * g++.target/riscv/rvv/base/vnmsac_vv_tumu-1.C: New test. * g++.target/riscv/rvv/base/vnmsac_vv_tumu-2.C: New test. * g++.target/riscv/rvv/base/vnmsac_vv_tumu-3.C: New test. --- .../g++.target/riscv/rvv/base/vnmsac_vv-1.C | 578 ++++++++++++++++++ .../g++.target/riscv/rvv/base/vnmsac_vv-2.C | 578 ++++++++++++++++++ .../g++.target/riscv/rvv/base/vnmsac_vv-3.C | 578 ++++++++++++++++++ .../riscv/rvv/base/vnmsac_vv_mu-1.C | 292 +++++++++ .../riscv/rvv/base/vnmsac_vv_mu-2.C | 292 +++++++++ .../riscv/rvv/base/vnmsac_vv_mu-3.C | 292 +++++++++ .../riscv/rvv/base/vnmsac_vv_tu-1.C | 292 +++++++++ .../riscv/rvv/base/vnmsac_vv_tu-2.C | 292 +++++++++ .../riscv/rvv/base/vnmsac_vv_tu-3.C | 292 +++++++++ .../riscv/rvv/base/vnmsac_vv_tum-1.C | 292 +++++++++ .../riscv/rvv/base/vnmsac_vv_tum-2.C | 292 +++++++++ .../riscv/rvv/base/vnmsac_vv_tum-3.C | 292 +++++++++ .../riscv/rvv/base/vnmsac_vv_tumu-1.C | 292 +++++++++ .../riscv/rvv/base/vnmsac_vv_tumu-2.C | 292 +++++++++ .../riscv/rvv/base/vnmsac_vv_tumu-3.C | 292 +++++++++ 15 files changed, 5238 insertions(+) create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tumu-3.C diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv-1.C new file mode 100644 index 00000000000..c8be480f24a --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv-1.C @@ -0,0 +1,578 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac(vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint8mf4_t test___riscv_vnmsac(vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint8mf2_t test___riscv_vnmsac(vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint8m1_t test___riscv_vnmsac(vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint8m2_t test___riscv_vnmsac(vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint8m4_t test___riscv_vnmsac(vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint8m8_t test___riscv_vnmsac(vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint16mf4_t test___riscv_vnmsac(vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint16mf2_t test___riscv_vnmsac(vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint16m1_t test___riscv_vnmsac(vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint16m2_t test___riscv_vnmsac(vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint16m4_t test___riscv_vnmsac(vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint16m8_t test___riscv_vnmsac(vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint32mf2_t test___riscv_vnmsac(vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint32m1_t test___riscv_vnmsac(vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint32m2_t test___riscv_vnmsac(vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint32m4_t test___riscv_vnmsac(vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint32m8_t test___riscv_vnmsac(vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint64m1_t test___riscv_vnmsac(vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint64m2_t test___riscv_vnmsac(vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint64m4_t test___riscv_vnmsac(vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint64m8_t test___riscv_vnmsac(vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint8mf8_t test___riscv_vnmsac(vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint8mf4_t test___riscv_vnmsac(vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint8mf2_t test___riscv_vnmsac(vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint8m1_t test___riscv_vnmsac(vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint8m2_t test___riscv_vnmsac(vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint8m4_t test___riscv_vnmsac(vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint8m8_t test___riscv_vnmsac(vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint16mf4_t test___riscv_vnmsac(vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint16mf2_t test___riscv_vnmsac(vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint16m1_t test___riscv_vnmsac(vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint16m2_t test___riscv_vnmsac(vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint16m4_t test___riscv_vnmsac(vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint16m8_t test___riscv_vnmsac(vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint32mf2_t test___riscv_vnmsac(vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint32m1_t test___riscv_vnmsac(vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint32m2_t test___riscv_vnmsac(vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint32m4_t test___riscv_vnmsac(vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint32m8_t test___riscv_vnmsac(vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint64m1_t test___riscv_vnmsac(vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint64m2_t test___riscv_vnmsac(vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint64m4_t test___riscv_vnmsac(vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vuint64m8_t test___riscv_vnmsac(vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,vl); +} + + +vint8mf8_t test___riscv_vnmsac(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint8mf4_t test___riscv_vnmsac(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint8mf2_t test___riscv_vnmsac(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint8m1_t test___riscv_vnmsac(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint8m2_t test___riscv_vnmsac(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint8m4_t test___riscv_vnmsac(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint8m8_t test___riscv_vnmsac(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint16mf4_t test___riscv_vnmsac(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint16mf2_t test___riscv_vnmsac(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint16m1_t test___riscv_vnmsac(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint16m2_t test___riscv_vnmsac(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint16m4_t test___riscv_vnmsac(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint16m8_t test___riscv_vnmsac(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint32mf2_t test___riscv_vnmsac(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint32m1_t test___riscv_vnmsac(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint32m2_t test___riscv_vnmsac(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint32m4_t test___riscv_vnmsac(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint32m8_t test___riscv_vnmsac(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint64m1_t test___riscv_vnmsac(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint64m2_t test___riscv_vnmsac(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint64m4_t test___riscv_vnmsac(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vint64m8_t test___riscv_vnmsac(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint8mf8_t test___riscv_vnmsac(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint8mf4_t test___riscv_vnmsac(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint8mf2_t test___riscv_vnmsac(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint8m1_t test___riscv_vnmsac(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint8m2_t test___riscv_vnmsac(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint8m4_t test___riscv_vnmsac(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint8m8_t test___riscv_vnmsac(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint16mf4_t test___riscv_vnmsac(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint16mf2_t test___riscv_vnmsac(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint16m1_t test___riscv_vnmsac(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint16m2_t test___riscv_vnmsac(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint16m4_t test___riscv_vnmsac(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint16m8_t test___riscv_vnmsac(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint32mf2_t test___riscv_vnmsac(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint32m1_t test___riscv_vnmsac(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint32m2_t test___riscv_vnmsac(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint32m4_t test___riscv_vnmsac(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint32m8_t test___riscv_vnmsac(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint64m1_t test___riscv_vnmsac(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint64m2_t test___riscv_vnmsac(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint64m4_t test___riscv_vnmsac(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + +vuint64m8_t test___riscv_vnmsac(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv-2.C new file mode 100644 index 00000000000..5216084de11 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv-2.C @@ -0,0 +1,578 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac(vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint8mf4_t test___riscv_vnmsac(vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint8mf2_t test___riscv_vnmsac(vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint8m1_t test___riscv_vnmsac(vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint8m2_t test___riscv_vnmsac(vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint8m4_t test___riscv_vnmsac(vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint8m8_t test___riscv_vnmsac(vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint16mf4_t test___riscv_vnmsac(vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint16mf2_t test___riscv_vnmsac(vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint16m1_t test___riscv_vnmsac(vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint16m2_t test___riscv_vnmsac(vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint16m4_t test___riscv_vnmsac(vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint16m8_t test___riscv_vnmsac(vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint32mf2_t test___riscv_vnmsac(vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint32m1_t test___riscv_vnmsac(vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint32m2_t test___riscv_vnmsac(vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint32m4_t test___riscv_vnmsac(vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint32m8_t test___riscv_vnmsac(vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint64m1_t test___riscv_vnmsac(vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint64m2_t test___riscv_vnmsac(vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint64m4_t test___riscv_vnmsac(vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint64m8_t test___riscv_vnmsac(vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint8mf8_t test___riscv_vnmsac(vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint8mf4_t test___riscv_vnmsac(vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint8mf2_t test___riscv_vnmsac(vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint8m1_t test___riscv_vnmsac(vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint8m2_t test___riscv_vnmsac(vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint8m4_t test___riscv_vnmsac(vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint8m8_t test___riscv_vnmsac(vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint16mf4_t test___riscv_vnmsac(vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint16mf2_t test___riscv_vnmsac(vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint16m1_t test___riscv_vnmsac(vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint16m2_t test___riscv_vnmsac(vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint16m4_t test___riscv_vnmsac(vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint16m8_t test___riscv_vnmsac(vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint32mf2_t test___riscv_vnmsac(vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint32m1_t test___riscv_vnmsac(vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint32m2_t test___riscv_vnmsac(vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint32m4_t test___riscv_vnmsac(vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint32m8_t test___riscv_vnmsac(vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint64m1_t test___riscv_vnmsac(vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint64m2_t test___riscv_vnmsac(vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint64m4_t test___riscv_vnmsac(vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vuint64m8_t test___riscv_vnmsac(vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,31); +} + + +vint8mf8_t test___riscv_vnmsac(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint8mf4_t test___riscv_vnmsac(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint8mf2_t test___riscv_vnmsac(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint8m1_t test___riscv_vnmsac(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint8m2_t test___riscv_vnmsac(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint8m4_t test___riscv_vnmsac(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint8m8_t test___riscv_vnmsac(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint16mf4_t test___riscv_vnmsac(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint16mf2_t test___riscv_vnmsac(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint16m1_t test___riscv_vnmsac(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint16m2_t test___riscv_vnmsac(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint16m4_t test___riscv_vnmsac(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint16m8_t test___riscv_vnmsac(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint32mf2_t test___riscv_vnmsac(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint32m1_t test___riscv_vnmsac(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint32m2_t test___riscv_vnmsac(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint32m4_t test___riscv_vnmsac(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint32m8_t test___riscv_vnmsac(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint64m1_t test___riscv_vnmsac(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint64m2_t test___riscv_vnmsac(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint64m4_t test___riscv_vnmsac(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vint64m8_t test___riscv_vnmsac(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint8mf8_t test___riscv_vnmsac(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint8mf4_t test___riscv_vnmsac(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint8mf2_t test___riscv_vnmsac(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint8m1_t test___riscv_vnmsac(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint8m2_t test___riscv_vnmsac(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint8m4_t test___riscv_vnmsac(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint8m8_t test___riscv_vnmsac(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint16mf4_t test___riscv_vnmsac(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint16mf2_t test___riscv_vnmsac(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint16m1_t test___riscv_vnmsac(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint16m2_t test___riscv_vnmsac(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint16m4_t test___riscv_vnmsac(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint16m8_t test___riscv_vnmsac(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint32mf2_t test___riscv_vnmsac(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint32m1_t test___riscv_vnmsac(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint32m2_t test___riscv_vnmsac(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint32m4_t test___riscv_vnmsac(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint32m8_t test___riscv_vnmsac(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint64m1_t test___riscv_vnmsac(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint64m2_t test___riscv_vnmsac(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint64m4_t test___riscv_vnmsac(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + +vuint64m8_t test___riscv_vnmsac(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv-3.C new file mode 100644 index 00000000000..bf7d533c2e2 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv-3.C @@ -0,0 +1,578 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac(vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint8mf4_t test___riscv_vnmsac(vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint8mf2_t test___riscv_vnmsac(vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint8m1_t test___riscv_vnmsac(vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint8m2_t test___riscv_vnmsac(vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint8m4_t test___riscv_vnmsac(vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint8m8_t test___riscv_vnmsac(vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint16mf4_t test___riscv_vnmsac(vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint16mf2_t test___riscv_vnmsac(vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint16m1_t test___riscv_vnmsac(vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint16m2_t test___riscv_vnmsac(vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint16m4_t test___riscv_vnmsac(vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint16m8_t test___riscv_vnmsac(vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint32mf2_t test___riscv_vnmsac(vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint32m1_t test___riscv_vnmsac(vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint32m2_t test___riscv_vnmsac(vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint32m4_t test___riscv_vnmsac(vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint32m8_t test___riscv_vnmsac(vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint64m1_t test___riscv_vnmsac(vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint64m2_t test___riscv_vnmsac(vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint64m4_t test___riscv_vnmsac(vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint64m8_t test___riscv_vnmsac(vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint8mf8_t test___riscv_vnmsac(vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint8mf4_t test___riscv_vnmsac(vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint8mf2_t test___riscv_vnmsac(vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint8m1_t test___riscv_vnmsac(vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint8m2_t test___riscv_vnmsac(vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint8m4_t test___riscv_vnmsac(vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint8m8_t test___riscv_vnmsac(vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint16mf4_t test___riscv_vnmsac(vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint16mf2_t test___riscv_vnmsac(vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint16m1_t test___riscv_vnmsac(vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint16m2_t test___riscv_vnmsac(vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint16m4_t test___riscv_vnmsac(vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint16m8_t test___riscv_vnmsac(vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint32mf2_t test___riscv_vnmsac(vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint32m1_t test___riscv_vnmsac(vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint32m2_t test___riscv_vnmsac(vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint32m4_t test___riscv_vnmsac(vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint32m8_t test___riscv_vnmsac(vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint64m1_t test___riscv_vnmsac(vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint64m2_t test___riscv_vnmsac(vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint64m4_t test___riscv_vnmsac(vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vuint64m8_t test___riscv_vnmsac(vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(vd,vs1,vs2,32); +} + + +vint8mf8_t test___riscv_vnmsac(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint8mf4_t test___riscv_vnmsac(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint8mf2_t test___riscv_vnmsac(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint8m1_t test___riscv_vnmsac(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint8m2_t test___riscv_vnmsac(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint8m4_t test___riscv_vnmsac(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint8m8_t test___riscv_vnmsac(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint16mf4_t test___riscv_vnmsac(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint16mf2_t test___riscv_vnmsac(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint16m1_t test___riscv_vnmsac(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint16m2_t test___riscv_vnmsac(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint16m4_t test___riscv_vnmsac(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint16m8_t test___riscv_vnmsac(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint32mf2_t test___riscv_vnmsac(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint32m1_t test___riscv_vnmsac(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint32m2_t test___riscv_vnmsac(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint32m4_t test___riscv_vnmsac(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint32m8_t test___riscv_vnmsac(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint64m1_t test___riscv_vnmsac(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint64m2_t test___riscv_vnmsac(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint64m4_t test___riscv_vnmsac(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vint64m8_t test___riscv_vnmsac(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint8mf8_t test___riscv_vnmsac(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint8mf4_t test___riscv_vnmsac(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint8mf2_t test___riscv_vnmsac(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint8m1_t test___riscv_vnmsac(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint8m2_t test___riscv_vnmsac(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint8m4_t test___riscv_vnmsac(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint8m8_t test___riscv_vnmsac(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint16mf4_t test___riscv_vnmsac(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint16mf2_t test___riscv_vnmsac(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint16m1_t test___riscv_vnmsac(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint16m2_t test___riscv_vnmsac(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint16m4_t test___riscv_vnmsac(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint16m8_t test___riscv_vnmsac(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint32mf2_t test___riscv_vnmsac(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint32m1_t test___riscv_vnmsac(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint32m2_t test___riscv_vnmsac(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint32m4_t test___riscv_vnmsac(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint32m8_t test___riscv_vnmsac(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint64m1_t test___riscv_vnmsac(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint64m2_t test___riscv_vnmsac(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint64m4_t test___riscv_vnmsac(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + +vuint64m8_t test___riscv_vnmsac(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac(mask,vd,vs1,vs2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_mu-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_mu-1.C new file mode 100644 index 00000000000..8e2e7d4abc5 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_mu-1.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_mu(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint8mf4_t test___riscv_vnmsac_mu(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint8mf2_t test___riscv_vnmsac_mu(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint8m1_t test___riscv_vnmsac_mu(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint8m2_t test___riscv_vnmsac_mu(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint8m4_t test___riscv_vnmsac_mu(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint8m8_t test___riscv_vnmsac_mu(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint16mf4_t test___riscv_vnmsac_mu(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint16mf2_t test___riscv_vnmsac_mu(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint16m1_t test___riscv_vnmsac_mu(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint16m2_t test___riscv_vnmsac_mu(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint16m4_t test___riscv_vnmsac_mu(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint16m8_t test___riscv_vnmsac_mu(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint32mf2_t test___riscv_vnmsac_mu(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint32m1_t test___riscv_vnmsac_mu(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint32m2_t test___riscv_vnmsac_mu(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint32m4_t test___riscv_vnmsac_mu(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint32m8_t test___riscv_vnmsac_mu(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint64m1_t test___riscv_vnmsac_mu(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint64m2_t test___riscv_vnmsac_mu(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint64m4_t test___riscv_vnmsac_mu(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vint64m8_t test___riscv_vnmsac_mu(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint8mf8_t test___riscv_vnmsac_mu(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint8mf4_t test___riscv_vnmsac_mu(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint8mf2_t test___riscv_vnmsac_mu(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint8m1_t test___riscv_vnmsac_mu(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint8m2_t test___riscv_vnmsac_mu(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint8m4_t test___riscv_vnmsac_mu(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint8m8_t test___riscv_vnmsac_mu(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint16mf4_t test___riscv_vnmsac_mu(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint16mf2_t test___riscv_vnmsac_mu(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint16m1_t test___riscv_vnmsac_mu(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint16m2_t test___riscv_vnmsac_mu(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint16m4_t test___riscv_vnmsac_mu(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint16m8_t test___riscv_vnmsac_mu(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint32mf2_t test___riscv_vnmsac_mu(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint32m1_t test___riscv_vnmsac_mu(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint32m2_t test___riscv_vnmsac_mu(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint32m4_t test___riscv_vnmsac_mu(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint32m8_t test___riscv_vnmsac_mu(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint64m1_t test___riscv_vnmsac_mu(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint64m2_t test___riscv_vnmsac_mu(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint64m4_t test___riscv_vnmsac_mu(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + +vuint64m8_t test___riscv_vnmsac_mu(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_mu-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_mu-2.C new file mode 100644 index 00000000000..08617a95146 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_mu-2.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_mu(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint8mf4_t test___riscv_vnmsac_mu(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint8mf2_t test___riscv_vnmsac_mu(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint8m1_t test___riscv_vnmsac_mu(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint8m2_t test___riscv_vnmsac_mu(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint8m4_t test___riscv_vnmsac_mu(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint8m8_t test___riscv_vnmsac_mu(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint16mf4_t test___riscv_vnmsac_mu(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint16mf2_t test___riscv_vnmsac_mu(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint16m1_t test___riscv_vnmsac_mu(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint16m2_t test___riscv_vnmsac_mu(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint16m4_t test___riscv_vnmsac_mu(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint16m8_t test___riscv_vnmsac_mu(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint32mf2_t test___riscv_vnmsac_mu(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint32m1_t test___riscv_vnmsac_mu(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint32m2_t test___riscv_vnmsac_mu(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint32m4_t test___riscv_vnmsac_mu(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint32m8_t test___riscv_vnmsac_mu(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint64m1_t test___riscv_vnmsac_mu(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint64m2_t test___riscv_vnmsac_mu(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint64m4_t test___riscv_vnmsac_mu(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vint64m8_t test___riscv_vnmsac_mu(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint8mf8_t test___riscv_vnmsac_mu(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint8mf4_t test___riscv_vnmsac_mu(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint8mf2_t test___riscv_vnmsac_mu(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint8m1_t test___riscv_vnmsac_mu(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint8m2_t test___riscv_vnmsac_mu(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint8m4_t test___riscv_vnmsac_mu(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint8m8_t test___riscv_vnmsac_mu(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint16mf4_t test___riscv_vnmsac_mu(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint16mf2_t test___riscv_vnmsac_mu(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint16m1_t test___riscv_vnmsac_mu(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint16m2_t test___riscv_vnmsac_mu(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint16m4_t test___riscv_vnmsac_mu(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint16m8_t test___riscv_vnmsac_mu(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint32mf2_t test___riscv_vnmsac_mu(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint32m1_t test___riscv_vnmsac_mu(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint32m2_t test___riscv_vnmsac_mu(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint32m4_t test___riscv_vnmsac_mu(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint32m8_t test___riscv_vnmsac_mu(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint64m1_t test___riscv_vnmsac_mu(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint64m2_t test___riscv_vnmsac_mu(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint64m4_t test___riscv_vnmsac_mu(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + +vuint64m8_t test___riscv_vnmsac_mu(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_mu-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_mu-3.C new file mode 100644 index 00000000000..5582880625f --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_mu-3.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_mu(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint8mf4_t test___riscv_vnmsac_mu(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint8mf2_t test___riscv_vnmsac_mu(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint8m1_t test___riscv_vnmsac_mu(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint8m2_t test___riscv_vnmsac_mu(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint8m4_t test___riscv_vnmsac_mu(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint8m8_t test___riscv_vnmsac_mu(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint16mf4_t test___riscv_vnmsac_mu(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint16mf2_t test___riscv_vnmsac_mu(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint16m1_t test___riscv_vnmsac_mu(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint16m2_t test___riscv_vnmsac_mu(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint16m4_t test___riscv_vnmsac_mu(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint16m8_t test___riscv_vnmsac_mu(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint32mf2_t test___riscv_vnmsac_mu(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint32m1_t test___riscv_vnmsac_mu(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint32m2_t test___riscv_vnmsac_mu(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint32m4_t test___riscv_vnmsac_mu(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint32m8_t test___riscv_vnmsac_mu(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint64m1_t test___riscv_vnmsac_mu(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint64m2_t test___riscv_vnmsac_mu(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint64m4_t test___riscv_vnmsac_mu(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vint64m8_t test___riscv_vnmsac_mu(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint8mf8_t test___riscv_vnmsac_mu(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint8mf4_t test___riscv_vnmsac_mu(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint8mf2_t test___riscv_vnmsac_mu(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint8m1_t test___riscv_vnmsac_mu(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint8m2_t test___riscv_vnmsac_mu(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint8m4_t test___riscv_vnmsac_mu(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint8m8_t test___riscv_vnmsac_mu(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint16mf4_t test___riscv_vnmsac_mu(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint16mf2_t test___riscv_vnmsac_mu(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint16m1_t test___riscv_vnmsac_mu(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint16m2_t test___riscv_vnmsac_mu(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint16m4_t test___riscv_vnmsac_mu(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint16m8_t test___riscv_vnmsac_mu(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint32mf2_t test___riscv_vnmsac_mu(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint32m1_t test___riscv_vnmsac_mu(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint32m2_t test___riscv_vnmsac_mu(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint32m4_t test___riscv_vnmsac_mu(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint32m8_t test___riscv_vnmsac_mu(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint64m1_t test___riscv_vnmsac_mu(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint64m2_t test___riscv_vnmsac_mu(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint64m4_t test___riscv_vnmsac_mu(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + +vuint64m8_t test___riscv_vnmsac_mu(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_mu(mask,vd,vs1,vs2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tu-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tu-1.C new file mode 100644 index 00000000000..86420696d99 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tu-1.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_tu(vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint8mf4_t test___riscv_vnmsac_tu(vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint8mf2_t test___riscv_vnmsac_tu(vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint8m1_t test___riscv_vnmsac_tu(vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint8m2_t test___riscv_vnmsac_tu(vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint8m4_t test___riscv_vnmsac_tu(vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint8m8_t test___riscv_vnmsac_tu(vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint16mf4_t test___riscv_vnmsac_tu(vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint16mf2_t test___riscv_vnmsac_tu(vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint16m1_t test___riscv_vnmsac_tu(vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint16m2_t test___riscv_vnmsac_tu(vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint16m4_t test___riscv_vnmsac_tu(vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint16m8_t test___riscv_vnmsac_tu(vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint32mf2_t test___riscv_vnmsac_tu(vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint32m1_t test___riscv_vnmsac_tu(vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint32m2_t test___riscv_vnmsac_tu(vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint32m4_t test___riscv_vnmsac_tu(vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint32m8_t test___riscv_vnmsac_tu(vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint64m1_t test___riscv_vnmsac_tu(vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint64m2_t test___riscv_vnmsac_tu(vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint64m4_t test___riscv_vnmsac_tu(vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vint64m8_t test___riscv_vnmsac_tu(vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint8mf8_t test___riscv_vnmsac_tu(vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint8mf4_t test___riscv_vnmsac_tu(vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint8mf2_t test___riscv_vnmsac_tu(vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint8m1_t test___riscv_vnmsac_tu(vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint8m2_t test___riscv_vnmsac_tu(vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint8m4_t test___riscv_vnmsac_tu(vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint8m8_t test___riscv_vnmsac_tu(vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint16mf4_t test___riscv_vnmsac_tu(vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint16mf2_t test___riscv_vnmsac_tu(vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint16m1_t test___riscv_vnmsac_tu(vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint16m2_t test___riscv_vnmsac_tu(vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint16m4_t test___riscv_vnmsac_tu(vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint16m8_t test___riscv_vnmsac_tu(vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint32mf2_t test___riscv_vnmsac_tu(vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint32m1_t test___riscv_vnmsac_tu(vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint32m2_t test___riscv_vnmsac_tu(vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint32m4_t test___riscv_vnmsac_tu(vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint32m8_t test___riscv_vnmsac_tu(vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint64m1_t test___riscv_vnmsac_tu(vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint64m2_t test___riscv_vnmsac_tu(vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint64m4_t test___riscv_vnmsac_tu(vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + +vuint64m8_t test___riscv_vnmsac_tu(vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tu-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tu-2.C new file mode 100644 index 00000000000..eeb2dc89c8c --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tu-2.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_tu(vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint8mf4_t test___riscv_vnmsac_tu(vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint8mf2_t test___riscv_vnmsac_tu(vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint8m1_t test___riscv_vnmsac_tu(vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint8m2_t test___riscv_vnmsac_tu(vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint8m4_t test___riscv_vnmsac_tu(vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint8m8_t test___riscv_vnmsac_tu(vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint16mf4_t test___riscv_vnmsac_tu(vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint16mf2_t test___riscv_vnmsac_tu(vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint16m1_t test___riscv_vnmsac_tu(vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint16m2_t test___riscv_vnmsac_tu(vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint16m4_t test___riscv_vnmsac_tu(vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint16m8_t test___riscv_vnmsac_tu(vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint32mf2_t test___riscv_vnmsac_tu(vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint32m1_t test___riscv_vnmsac_tu(vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint32m2_t test___riscv_vnmsac_tu(vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint32m4_t test___riscv_vnmsac_tu(vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint32m8_t test___riscv_vnmsac_tu(vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint64m1_t test___riscv_vnmsac_tu(vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint64m2_t test___riscv_vnmsac_tu(vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint64m4_t test___riscv_vnmsac_tu(vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vint64m8_t test___riscv_vnmsac_tu(vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint8mf8_t test___riscv_vnmsac_tu(vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint8mf4_t test___riscv_vnmsac_tu(vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint8mf2_t test___riscv_vnmsac_tu(vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint8m1_t test___riscv_vnmsac_tu(vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint8m2_t test___riscv_vnmsac_tu(vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint8m4_t test___riscv_vnmsac_tu(vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint8m8_t test___riscv_vnmsac_tu(vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint16mf4_t test___riscv_vnmsac_tu(vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint16mf2_t test___riscv_vnmsac_tu(vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint16m1_t test___riscv_vnmsac_tu(vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint16m2_t test___riscv_vnmsac_tu(vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint16m4_t test___riscv_vnmsac_tu(vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint16m8_t test___riscv_vnmsac_tu(vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint32mf2_t test___riscv_vnmsac_tu(vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint32m1_t test___riscv_vnmsac_tu(vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint32m2_t test___riscv_vnmsac_tu(vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint32m4_t test___riscv_vnmsac_tu(vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint32m8_t test___riscv_vnmsac_tu(vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint64m1_t test___riscv_vnmsac_tu(vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint64m2_t test___riscv_vnmsac_tu(vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint64m4_t test___riscv_vnmsac_tu(vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + +vuint64m8_t test___riscv_vnmsac_tu(vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tu-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tu-3.C new file mode 100644 index 00000000000..67e5c935e0e --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tu-3.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_tu(vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint8mf4_t test___riscv_vnmsac_tu(vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint8mf2_t test___riscv_vnmsac_tu(vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint8m1_t test___riscv_vnmsac_tu(vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint8m2_t test___riscv_vnmsac_tu(vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint8m4_t test___riscv_vnmsac_tu(vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint8m8_t test___riscv_vnmsac_tu(vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint16mf4_t test___riscv_vnmsac_tu(vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint16mf2_t test___riscv_vnmsac_tu(vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint16m1_t test___riscv_vnmsac_tu(vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint16m2_t test___riscv_vnmsac_tu(vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint16m4_t test___riscv_vnmsac_tu(vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint16m8_t test___riscv_vnmsac_tu(vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint32mf2_t test___riscv_vnmsac_tu(vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint32m1_t test___riscv_vnmsac_tu(vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint32m2_t test___riscv_vnmsac_tu(vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint32m4_t test___riscv_vnmsac_tu(vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint32m8_t test___riscv_vnmsac_tu(vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint64m1_t test___riscv_vnmsac_tu(vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint64m2_t test___riscv_vnmsac_tu(vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint64m4_t test___riscv_vnmsac_tu(vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vint64m8_t test___riscv_vnmsac_tu(vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint8mf8_t test___riscv_vnmsac_tu(vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint8mf4_t test___riscv_vnmsac_tu(vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint8mf2_t test___riscv_vnmsac_tu(vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint8m1_t test___riscv_vnmsac_tu(vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint8m2_t test___riscv_vnmsac_tu(vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint8m4_t test___riscv_vnmsac_tu(vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint8m8_t test___riscv_vnmsac_tu(vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint16mf4_t test___riscv_vnmsac_tu(vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint16mf2_t test___riscv_vnmsac_tu(vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint16m1_t test___riscv_vnmsac_tu(vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint16m2_t test___riscv_vnmsac_tu(vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint16m4_t test___riscv_vnmsac_tu(vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint16m8_t test___riscv_vnmsac_tu(vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint32mf2_t test___riscv_vnmsac_tu(vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint32m1_t test___riscv_vnmsac_tu(vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint32m2_t test___riscv_vnmsac_tu(vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint32m4_t test___riscv_vnmsac_tu(vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint32m8_t test___riscv_vnmsac_tu(vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint64m1_t test___riscv_vnmsac_tu(vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint64m2_t test___riscv_vnmsac_tu(vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint64m4_t test___riscv_vnmsac_tu(vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + +vuint64m8_t test___riscv_vnmsac_tu(vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tu(vd,vs1,vs2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tum-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tum-1.C new file mode 100644 index 00000000000..0673cebfaee --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tum-1.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_tum(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint8mf4_t test___riscv_vnmsac_tum(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint8mf2_t test___riscv_vnmsac_tum(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint8m1_t test___riscv_vnmsac_tum(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint8m2_t test___riscv_vnmsac_tum(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint8m4_t test___riscv_vnmsac_tum(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint8m8_t test___riscv_vnmsac_tum(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint16mf4_t test___riscv_vnmsac_tum(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint16mf2_t test___riscv_vnmsac_tum(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint16m1_t test___riscv_vnmsac_tum(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint16m2_t test___riscv_vnmsac_tum(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint16m4_t test___riscv_vnmsac_tum(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint16m8_t test___riscv_vnmsac_tum(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint32mf2_t test___riscv_vnmsac_tum(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint32m1_t test___riscv_vnmsac_tum(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint32m2_t test___riscv_vnmsac_tum(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint32m4_t test___riscv_vnmsac_tum(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint32m8_t test___riscv_vnmsac_tum(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint64m1_t test___riscv_vnmsac_tum(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint64m2_t test___riscv_vnmsac_tum(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint64m4_t test___riscv_vnmsac_tum(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vint64m8_t test___riscv_vnmsac_tum(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint8mf8_t test___riscv_vnmsac_tum(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint8mf4_t test___riscv_vnmsac_tum(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint8mf2_t test___riscv_vnmsac_tum(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint8m1_t test___riscv_vnmsac_tum(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint8m2_t test___riscv_vnmsac_tum(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint8m4_t test___riscv_vnmsac_tum(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint8m8_t test___riscv_vnmsac_tum(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint16mf4_t test___riscv_vnmsac_tum(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint16mf2_t test___riscv_vnmsac_tum(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint16m1_t test___riscv_vnmsac_tum(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint16m2_t test___riscv_vnmsac_tum(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint16m4_t test___riscv_vnmsac_tum(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint16m8_t test___riscv_vnmsac_tum(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint32mf2_t test___riscv_vnmsac_tum(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint32m1_t test___riscv_vnmsac_tum(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint32m2_t test___riscv_vnmsac_tum(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint32m4_t test___riscv_vnmsac_tum(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint32m8_t test___riscv_vnmsac_tum(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint64m1_t test___riscv_vnmsac_tum(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint64m2_t test___riscv_vnmsac_tum(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint64m4_t test___riscv_vnmsac_tum(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + +vuint64m8_t test___riscv_vnmsac_tum(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tum-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tum-2.C new file mode 100644 index 00000000000..5645e74afe7 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tum-2.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_tum(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint8mf4_t test___riscv_vnmsac_tum(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint8mf2_t test___riscv_vnmsac_tum(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint8m1_t test___riscv_vnmsac_tum(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint8m2_t test___riscv_vnmsac_tum(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint8m4_t test___riscv_vnmsac_tum(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint8m8_t test___riscv_vnmsac_tum(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint16mf4_t test___riscv_vnmsac_tum(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint16mf2_t test___riscv_vnmsac_tum(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint16m1_t test___riscv_vnmsac_tum(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint16m2_t test___riscv_vnmsac_tum(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint16m4_t test___riscv_vnmsac_tum(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint16m8_t test___riscv_vnmsac_tum(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint32mf2_t test___riscv_vnmsac_tum(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint32m1_t test___riscv_vnmsac_tum(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint32m2_t test___riscv_vnmsac_tum(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint32m4_t test___riscv_vnmsac_tum(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint32m8_t test___riscv_vnmsac_tum(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint64m1_t test___riscv_vnmsac_tum(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint64m2_t test___riscv_vnmsac_tum(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint64m4_t test___riscv_vnmsac_tum(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vint64m8_t test___riscv_vnmsac_tum(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint8mf8_t test___riscv_vnmsac_tum(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint8mf4_t test___riscv_vnmsac_tum(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint8mf2_t test___riscv_vnmsac_tum(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint8m1_t test___riscv_vnmsac_tum(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint8m2_t test___riscv_vnmsac_tum(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint8m4_t test___riscv_vnmsac_tum(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint8m8_t test___riscv_vnmsac_tum(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint16mf4_t test___riscv_vnmsac_tum(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint16mf2_t test___riscv_vnmsac_tum(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint16m1_t test___riscv_vnmsac_tum(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint16m2_t test___riscv_vnmsac_tum(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint16m4_t test___riscv_vnmsac_tum(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint16m8_t test___riscv_vnmsac_tum(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint32mf2_t test___riscv_vnmsac_tum(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint32m1_t test___riscv_vnmsac_tum(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint32m2_t test___riscv_vnmsac_tum(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint32m4_t test___riscv_vnmsac_tum(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint32m8_t test___riscv_vnmsac_tum(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint64m1_t test___riscv_vnmsac_tum(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint64m2_t test___riscv_vnmsac_tum(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint64m4_t test___riscv_vnmsac_tum(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + +vuint64m8_t test___riscv_vnmsac_tum(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tum-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tum-3.C new file mode 100644 index 00000000000..10d980af4f4 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tum-3.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_tum(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint8mf4_t test___riscv_vnmsac_tum(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint8mf2_t test___riscv_vnmsac_tum(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint8m1_t test___riscv_vnmsac_tum(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint8m2_t test___riscv_vnmsac_tum(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint8m4_t test___riscv_vnmsac_tum(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint8m8_t test___riscv_vnmsac_tum(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint16mf4_t test___riscv_vnmsac_tum(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint16mf2_t test___riscv_vnmsac_tum(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint16m1_t test___riscv_vnmsac_tum(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint16m2_t test___riscv_vnmsac_tum(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint16m4_t test___riscv_vnmsac_tum(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint16m8_t test___riscv_vnmsac_tum(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint32mf2_t test___riscv_vnmsac_tum(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint32m1_t test___riscv_vnmsac_tum(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint32m2_t test___riscv_vnmsac_tum(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint32m4_t test___riscv_vnmsac_tum(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint32m8_t test___riscv_vnmsac_tum(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint64m1_t test___riscv_vnmsac_tum(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint64m2_t test___riscv_vnmsac_tum(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint64m4_t test___riscv_vnmsac_tum(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vint64m8_t test___riscv_vnmsac_tum(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint8mf8_t test___riscv_vnmsac_tum(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint8mf4_t test___riscv_vnmsac_tum(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint8mf2_t test___riscv_vnmsac_tum(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint8m1_t test___riscv_vnmsac_tum(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint8m2_t test___riscv_vnmsac_tum(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint8m4_t test___riscv_vnmsac_tum(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint8m8_t test___riscv_vnmsac_tum(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint16mf4_t test___riscv_vnmsac_tum(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint16mf2_t test___riscv_vnmsac_tum(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint16m1_t test___riscv_vnmsac_tum(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint16m2_t test___riscv_vnmsac_tum(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint16m4_t test___riscv_vnmsac_tum(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint16m8_t test___riscv_vnmsac_tum(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint32mf2_t test___riscv_vnmsac_tum(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint32m1_t test___riscv_vnmsac_tum(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint32m2_t test___riscv_vnmsac_tum(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint32m4_t test___riscv_vnmsac_tum(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint32m8_t test___riscv_vnmsac_tum(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint64m1_t test___riscv_vnmsac_tum(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint64m2_t test___riscv_vnmsac_tum(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint64m4_t test___riscv_vnmsac_tum(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + +vuint64m8_t test___riscv_vnmsac_tum(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tum(mask,vd,vs1,vs2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tumu-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tumu-1.C new file mode 100644 index 00000000000..84af3ef7648 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tumu-1.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_tumu(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint8mf4_t test___riscv_vnmsac_tumu(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint8mf2_t test___riscv_vnmsac_tumu(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint8m1_t test___riscv_vnmsac_tumu(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint8m2_t test___riscv_vnmsac_tumu(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint8m4_t test___riscv_vnmsac_tumu(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint8m8_t test___riscv_vnmsac_tumu(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint16mf4_t test___riscv_vnmsac_tumu(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint16mf2_t test___riscv_vnmsac_tumu(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint16m1_t test___riscv_vnmsac_tumu(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint16m2_t test___riscv_vnmsac_tumu(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint16m4_t test___riscv_vnmsac_tumu(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint16m8_t test___riscv_vnmsac_tumu(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint32mf2_t test___riscv_vnmsac_tumu(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint32m1_t test___riscv_vnmsac_tumu(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint32m2_t test___riscv_vnmsac_tumu(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint32m4_t test___riscv_vnmsac_tumu(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint32m8_t test___riscv_vnmsac_tumu(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint64m1_t test___riscv_vnmsac_tumu(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint64m2_t test___riscv_vnmsac_tumu(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint64m4_t test___riscv_vnmsac_tumu(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vint64m8_t test___riscv_vnmsac_tumu(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint8mf8_t test___riscv_vnmsac_tumu(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint8mf4_t test___riscv_vnmsac_tumu(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint8mf2_t test___riscv_vnmsac_tumu(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint8m1_t test___riscv_vnmsac_tumu(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint8m2_t test___riscv_vnmsac_tumu(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint8m4_t test___riscv_vnmsac_tumu(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint8m8_t test___riscv_vnmsac_tumu(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint16mf4_t test___riscv_vnmsac_tumu(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint16mf2_t test___riscv_vnmsac_tumu(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint16m1_t test___riscv_vnmsac_tumu(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint16m2_t test___riscv_vnmsac_tumu(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint16m4_t test___riscv_vnmsac_tumu(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint16m8_t test___riscv_vnmsac_tumu(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint32mf2_t test___riscv_vnmsac_tumu(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint32m1_t test___riscv_vnmsac_tumu(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint32m2_t test___riscv_vnmsac_tumu(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint32m4_t test___riscv_vnmsac_tumu(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint32m8_t test___riscv_vnmsac_tumu(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint64m1_t test___riscv_vnmsac_tumu(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint64m2_t test___riscv_vnmsac_tumu(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint64m4_t test___riscv_vnmsac_tumu(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint64m8_t test___riscv_vnmsac_tumu(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tumu-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tumu-2.C new file mode 100644 index 00000000000..4ee7e709142 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tumu-2.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_tumu(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint8mf4_t test___riscv_vnmsac_tumu(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint8mf2_t test___riscv_vnmsac_tumu(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint8m1_t test___riscv_vnmsac_tumu(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint8m2_t test___riscv_vnmsac_tumu(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint8m4_t test___riscv_vnmsac_tumu(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint8m8_t test___riscv_vnmsac_tumu(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint16mf4_t test___riscv_vnmsac_tumu(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint16mf2_t test___riscv_vnmsac_tumu(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint16m1_t test___riscv_vnmsac_tumu(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint16m2_t test___riscv_vnmsac_tumu(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint16m4_t test___riscv_vnmsac_tumu(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint16m8_t test___riscv_vnmsac_tumu(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint32mf2_t test___riscv_vnmsac_tumu(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint32m1_t test___riscv_vnmsac_tumu(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint32m2_t test___riscv_vnmsac_tumu(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint32m4_t test___riscv_vnmsac_tumu(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint32m8_t test___riscv_vnmsac_tumu(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint64m1_t test___riscv_vnmsac_tumu(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint64m2_t test___riscv_vnmsac_tumu(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint64m4_t test___riscv_vnmsac_tumu(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vint64m8_t test___riscv_vnmsac_tumu(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint8mf8_t test___riscv_vnmsac_tumu(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint8mf4_t test___riscv_vnmsac_tumu(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint8mf2_t test___riscv_vnmsac_tumu(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint8m1_t test___riscv_vnmsac_tumu(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint8m2_t test___riscv_vnmsac_tumu(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint8m4_t test___riscv_vnmsac_tumu(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint8m8_t test___riscv_vnmsac_tumu(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint16mf4_t test___riscv_vnmsac_tumu(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint16mf2_t test___riscv_vnmsac_tumu(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint16m1_t test___riscv_vnmsac_tumu(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint16m2_t test___riscv_vnmsac_tumu(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint16m4_t test___riscv_vnmsac_tumu(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint16m8_t test___riscv_vnmsac_tumu(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint32mf2_t test___riscv_vnmsac_tumu(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint32m1_t test___riscv_vnmsac_tumu(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint32m2_t test___riscv_vnmsac_tumu(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint32m4_t test___riscv_vnmsac_tumu(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint32m8_t test___riscv_vnmsac_tumu(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint64m1_t test___riscv_vnmsac_tumu(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint64m2_t test___riscv_vnmsac_tumu(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint64m4_t test___riscv_vnmsac_tumu(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + +vuint64m8_t test___riscv_vnmsac_tumu(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tumu-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tumu-3.C new file mode 100644 index 00000000000..eea93f8cca9 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vnmsac_vv_tumu-3.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_tumu(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint8mf4_t test___riscv_vnmsac_tumu(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint8mf2_t test___riscv_vnmsac_tumu(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint8m1_t test___riscv_vnmsac_tumu(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint8m2_t test___riscv_vnmsac_tumu(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint8m4_t test___riscv_vnmsac_tumu(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint8m8_t test___riscv_vnmsac_tumu(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint16mf4_t test___riscv_vnmsac_tumu(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint16mf2_t test___riscv_vnmsac_tumu(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint16m1_t test___riscv_vnmsac_tumu(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint16m2_t test___riscv_vnmsac_tumu(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint16m4_t test___riscv_vnmsac_tumu(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint16m8_t test___riscv_vnmsac_tumu(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint32mf2_t test___riscv_vnmsac_tumu(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint32m1_t test___riscv_vnmsac_tumu(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint32m2_t test___riscv_vnmsac_tumu(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint32m4_t test___riscv_vnmsac_tumu(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint32m8_t test___riscv_vnmsac_tumu(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint64m1_t test___riscv_vnmsac_tumu(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint64m2_t test___riscv_vnmsac_tumu(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint64m4_t test___riscv_vnmsac_tumu(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vint64m8_t test___riscv_vnmsac_tumu(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint8mf8_t test___riscv_vnmsac_tumu(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint8mf4_t test___riscv_vnmsac_tumu(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint8mf2_t test___riscv_vnmsac_tumu(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint8m1_t test___riscv_vnmsac_tumu(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint8m2_t test___riscv_vnmsac_tumu(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint8m4_t test___riscv_vnmsac_tumu(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint8m8_t test___riscv_vnmsac_tumu(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint16mf4_t test___riscv_vnmsac_tumu(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint16mf2_t test___riscv_vnmsac_tumu(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint16m1_t test___riscv_vnmsac_tumu(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint16m2_t test___riscv_vnmsac_tumu(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint16m4_t test___riscv_vnmsac_tumu(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint16m8_t test___riscv_vnmsac_tumu(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint32mf2_t test___riscv_vnmsac_tumu(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint32m1_t test___riscv_vnmsac_tumu(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint32m2_t test___riscv_vnmsac_tumu(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint32m4_t test___riscv_vnmsac_tumu(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint32m8_t test___riscv_vnmsac_tumu(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint64m1_t test___riscv_vnmsac_tumu(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint64m2_t test___riscv_vnmsac_tumu(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint64m4_t test___riscv_vnmsac_tumu(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + +vuint64m8_t test___riscv_vnmsac_tumu(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_tumu(mask,vd,vs1,vs2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 2 } } */