From patchwork Tue Feb 14 13:48:26 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "juzhe.zhong@rivai.ai" X-Patchwork-Id: 56967 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp2981845wrn; Tue, 14 Feb 2023 05:50:01 -0800 (PST) X-Google-Smtp-Source: AK7set+gWAYdOLNCN4Z1Agv4fGazZrlYpJ1rxpu6c2cPUbtje5Mkgt80IA+uNOWVulXxrL6kxeim X-Received: by 2002:a17:906:facb:b0:8af:2fa1:2226 with SMTP id lu11-20020a170906facb00b008af2fa12226mr2913584ejb.6.1676382600864; Tue, 14 Feb 2023 05:50:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1676382600; cv=none; d=google.com; s=arc-20160816; b=Lu2FUTH2ErFAEgH5mFqoZkHt14A1U30nPa61Qaz4pXd1+nhnWQbBz9Ih9Ft+0Cjzs0 WfczNdQszFLW/sE3DiOLLfeXswoxeEvJcPTOR9FniHRUUWZ/AZZykbgsOotVPmhryGQU 92/XHRwIbetmQwvnmBYIbYJ3ahsLcl8EOogH8r9qi0bHWQXhhc+4kFrR3LcJ0sHL5/OA N0AZCrXbTp0pj+X0qiHjLYJMM8R6poQWIv1M4ZuGqJVyM3bSfT01hjzZvzTAbQKptQIF iPXInUv5l8xekCy0pWGrdaqzYDJOEf1t24WPYVKfShSrrZVUh2FmcPtrFWNHjZRtZ9p1 PTjA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:feedback-id :content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dmarc-filter:delivered-to; bh=Ll/vES1jJYI7s2jtiuwUfrfqwrZ1BEza+MEmgqHJy2o=; b=y+DJjHuVFIy/uPP2vDBK9hRKCZY0IutYAXiGO026FaZPstTy0rxKm1oaRVI1rKDt9u 0Jll+yMcODvuBiczdqbJ07mYrhKl++663pW4Pf9iVHFsWzgnMWB0rKii+A4uDmFQ+Wmn HNkXJFs5uxNtpXETN2BQFO6X0m/toQ/yOnyqfzNcHb/4boF29IMwYlfzE8UHFW688VX3 F7zjk8M4HHJ/Kfow7l/wvyz7g+G4GTaWwXGQFwLxSN3h+VbLC3GPQO/pgZsS3+dlTRMu sY2+N1xkL3ZTFVHgTah0gD5t/59NSUkqC9AnueqvBPz1CBcedkMD8LWZ77Umg9OPf9eX Rg8A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from sourceware.org (ip-8-43-85-97.sourceware.org. [8.43.85.97]) by mx.google.com with ESMTPS id mi10-20020a1709071a8a00b008af3e0e4396si16913677ejc.672.2023.02.14.05.50.00 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Feb 2023 05:50:00 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) client-ip=8.43.85.97; Authentication-Results: mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id D0C043858C1F for ; Tue, 14 Feb 2023 13:49:56 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from smtpbguseast2.qq.com (smtpbguseast2.qq.com [54.204.34.130]) by sourceware.org (Postfix) with ESMTPS id 53EBD38582A4 for ; Tue, 14 Feb 2023 13:48:32 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 53EBD38582A4 Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=rivai.ai Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=rivai.ai X-QQ-mid: bizesmtp73t1676382508tnq89ak8 Received: from rios-cad5.localdomain ( [58.60.1.11]) by bizesmtp.qq.com (ESMTP) with id ; Tue, 14 Feb 2023 21:48:27 +0800 (CST) X-QQ-SSF: 01400000002000E0L000B00A0000000 X-QQ-FEAT: 7L1V3dHhUFN6o7fQ1Mf8FAPeecHUXFWKZFL9j1LHg42M/sh7WtCyNht0bKCxJ qQMaiQaxVlrotdhWv6rtnV0gyZrmqMwTKEuSxXHv5hKLuHrdKKPXgg4Z7xCMrMZ7vg15ITT QbBEsr6et6br4dwkI8sKUr30lU06oB/rJr2zqUI6FneAWEC8mF1+rmbWvA70aWrXNQOV+xM R9BktYimCNxnxkIKj0orCe3r2K3ZJv9cdqoino9gZMUjio0eTOigateQHCEAM+8fUAneIsx gkec92ujNIdPeMbFEKH+JnKN0bBqYqED9GAYIasMFS8j5T6jQ/6IeVmU1dhhIcDdM4a7/od tVkuW5Ii2CaS2MG04QKD9zuHSusiBBhuSggVva+Wjp9ayyZMjfEbYjqdim64QUJwkDX1Wd0 X-QQ-GoodBg: 2 From: juzhe.zhong@rivai.ai To: gcc-patches@gcc.gnu.org Cc: kito.cheng@gmail.com, Ju-Zhe Zhong Subject: [PATCH] RISC-V: Add vnmsub vv C api tests Date: Tue, 14 Feb 2023 21:48:26 +0800 Message-Id: <20230214134826.144016-1-juzhe.zhong@rivai.ai> X-Mailer: git-send-email 2.36.3 MIME-Version: 1.0 X-QQ-SENDSIZE: 520 Feedback-ID: bizesmtp:rivai.ai:qybglogicsvr:qybglogicsvr7 X-Spam-Status: No, score=-12.9 required=5.0 tests=BAYES_00, GIT_PATCH_0, KAM_DMARC_STATUS, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org Sender: "Gcc-patches" X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1757814561943723135?= X-GMAIL-MSGID: =?utf-8?q?1757814561943723135?= From: Ju-Zhe Zhong gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/vnmsub_vv-1.c: New test. * gcc.target/riscv/rvv/base/vnmsub_vv-2.c: New test. * gcc.target/riscv/rvv/base/vnmsub_vv-3.c: New test. * gcc.target/riscv/rvv/base/vnmsub_vv_m-1.c: New test. * gcc.target/riscv/rvv/base/vnmsub_vv_m-2.c: New test. * gcc.target/riscv/rvv/base/vnmsub_vv_m-3.c: New test. * gcc.target/riscv/rvv/base/vnmsub_vv_mu-1.c: New test. * gcc.target/riscv/rvv/base/vnmsub_vv_mu-2.c: New test. * gcc.target/riscv/rvv/base/vnmsub_vv_mu-3.c: New test. * gcc.target/riscv/rvv/base/vnmsub_vv_tu-1.c: New test. * gcc.target/riscv/rvv/base/vnmsub_vv_tu-2.c: New test. * gcc.target/riscv/rvv/base/vnmsub_vv_tu-3.c: New test. * gcc.target/riscv/rvv/base/vnmsub_vv_tum-1.c: New test. * gcc.target/riscv/rvv/base/vnmsub_vv_tum-2.c: New test. * gcc.target/riscv/rvv/base/vnmsub_vv_tum-3.c: New test. * gcc.target/riscv/rvv/base/vnmsub_vv_tumu-1.c: New test. * gcc.target/riscv/rvv/base/vnmsub_vv_tumu-2.c: New test. * gcc.target/riscv/rvv/base/vnmsub_vv_tumu-3.c: New test. --- .../gcc.target/riscv/rvv/base/vnmsub_vv-1.c | 292 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vnmsub_vv-2.c | 292 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vnmsub_vv-3.c | 292 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vnmsub_vv_m-1.c | 292 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vnmsub_vv_m-2.c | 292 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vnmsub_vv_m-3.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsub_vv_mu-1.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsub_vv_mu-2.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsub_vv_mu-3.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsub_vv_tu-1.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsub_vv_tu-2.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsub_vv_tu-3.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsub_vv_tum-1.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsub_vv_tum-2.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsub_vv_tum-3.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsub_vv_tumu-1.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsub_vv_tumu-2.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsub_vv_tumu-3.c | 292 ++++++++++++++++++ 18 files changed, 5256 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tumu-3.c diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv-1.c new file mode 100644 index 00000000000..68606a6c049 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv-1.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsub_vv_i8mf8(vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf8(vd,vs1,vs2,vl); +} + + +vint8mf4_t test___riscv_vnmsub_vv_i8mf4(vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf4(vd,vs1,vs2,vl); +} + + +vint8mf2_t test___riscv_vnmsub_vv_i8mf2(vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf2(vd,vs1,vs2,vl); +} + + +vint8m1_t test___riscv_vnmsub_vv_i8m1(vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m1(vd,vs1,vs2,vl); +} + + +vint8m2_t test___riscv_vnmsub_vv_i8m2(vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m2(vd,vs1,vs2,vl); +} + + +vint8m4_t test___riscv_vnmsub_vv_i8m4(vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m4(vd,vs1,vs2,vl); +} + + +vint8m8_t test___riscv_vnmsub_vv_i8m8(vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m8(vd,vs1,vs2,vl); +} + + +vint16mf4_t test___riscv_vnmsub_vv_i16mf4(vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf4(vd,vs1,vs2,vl); +} + + +vint16mf2_t test___riscv_vnmsub_vv_i16mf2(vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf2(vd,vs1,vs2,vl); +} + + +vint16m1_t test___riscv_vnmsub_vv_i16m1(vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m1(vd,vs1,vs2,vl); +} + + +vint16m2_t test___riscv_vnmsub_vv_i16m2(vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m2(vd,vs1,vs2,vl); +} + + +vint16m4_t test___riscv_vnmsub_vv_i16m4(vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m4(vd,vs1,vs2,vl); +} + + +vint16m8_t test___riscv_vnmsub_vv_i16m8(vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m8(vd,vs1,vs2,vl); +} + + +vint32mf2_t test___riscv_vnmsub_vv_i32mf2(vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32mf2(vd,vs1,vs2,vl); +} + + +vint32m1_t test___riscv_vnmsub_vv_i32m1(vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m1(vd,vs1,vs2,vl); +} + + +vint32m2_t test___riscv_vnmsub_vv_i32m2(vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m2(vd,vs1,vs2,vl); +} + + +vint32m4_t test___riscv_vnmsub_vv_i32m4(vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m4(vd,vs1,vs2,vl); +} + + +vint32m8_t test___riscv_vnmsub_vv_i32m8(vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m8(vd,vs1,vs2,vl); +} + + +vint64m1_t test___riscv_vnmsub_vv_i64m1(vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m1(vd,vs1,vs2,vl); +} + + +vint64m2_t test___riscv_vnmsub_vv_i64m2(vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m2(vd,vs1,vs2,vl); +} + + +vint64m4_t test___riscv_vnmsub_vv_i64m4(vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m4(vd,vs1,vs2,vl); +} + + +vint64m8_t test___riscv_vnmsub_vv_i64m8(vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m8(vd,vs1,vs2,vl); +} + + +vuint8mf8_t test___riscv_vnmsub_vv_u8mf8(vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf8(vd,vs1,vs2,vl); +} + + +vuint8mf4_t test___riscv_vnmsub_vv_u8mf4(vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf4(vd,vs1,vs2,vl); +} + + +vuint8mf2_t test___riscv_vnmsub_vv_u8mf2(vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf2(vd,vs1,vs2,vl); +} + + +vuint8m1_t test___riscv_vnmsub_vv_u8m1(vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m1(vd,vs1,vs2,vl); +} + + +vuint8m2_t test___riscv_vnmsub_vv_u8m2(vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m2(vd,vs1,vs2,vl); +} + + +vuint8m4_t test___riscv_vnmsub_vv_u8m4(vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m4(vd,vs1,vs2,vl); +} + + +vuint8m8_t test___riscv_vnmsub_vv_u8m8(vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m8(vd,vs1,vs2,vl); +} + + +vuint16mf4_t test___riscv_vnmsub_vv_u16mf4(vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf4(vd,vs1,vs2,vl); +} + + +vuint16mf2_t test___riscv_vnmsub_vv_u16mf2(vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf2(vd,vs1,vs2,vl); +} + + +vuint16m1_t test___riscv_vnmsub_vv_u16m1(vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m1(vd,vs1,vs2,vl); +} + + +vuint16m2_t test___riscv_vnmsub_vv_u16m2(vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m2(vd,vs1,vs2,vl); +} + + +vuint16m4_t test___riscv_vnmsub_vv_u16m4(vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m4(vd,vs1,vs2,vl); +} + + +vuint16m8_t test___riscv_vnmsub_vv_u16m8(vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m8(vd,vs1,vs2,vl); +} + + +vuint32mf2_t test___riscv_vnmsub_vv_u32mf2(vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32mf2(vd,vs1,vs2,vl); +} + + +vuint32m1_t test___riscv_vnmsub_vv_u32m1(vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m1(vd,vs1,vs2,vl); +} + + +vuint32m2_t test___riscv_vnmsub_vv_u32m2(vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m2(vd,vs1,vs2,vl); +} + + +vuint32m4_t test___riscv_vnmsub_vv_u32m4(vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m4(vd,vs1,vs2,vl); +} + + +vuint32m8_t test___riscv_vnmsub_vv_u32m8(vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m8(vd,vs1,vs2,vl); +} + + +vuint64m1_t test___riscv_vnmsub_vv_u64m1(vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m1(vd,vs1,vs2,vl); +} + + +vuint64m2_t test___riscv_vnmsub_vv_u64m2(vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m2(vd,vs1,vs2,vl); +} + + +vuint64m4_t test___riscv_vnmsub_vv_u64m4(vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m4(vd,vs1,vs2,vl); +} + + +vuint64m8_t test___riscv_vnmsub_vv_u64m8(vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m8(vd,vs1,vs2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv-2.c new file mode 100644 index 00000000000..5c9680467ec --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv-2.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsub_vv_i8mf8(vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf8(vd,vs1,vs2,31); +} + + +vint8mf4_t test___riscv_vnmsub_vv_i8mf4(vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf4(vd,vs1,vs2,31); +} + + +vint8mf2_t test___riscv_vnmsub_vv_i8mf2(vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf2(vd,vs1,vs2,31); +} + + +vint8m1_t test___riscv_vnmsub_vv_i8m1(vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m1(vd,vs1,vs2,31); +} + + +vint8m2_t test___riscv_vnmsub_vv_i8m2(vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m2(vd,vs1,vs2,31); +} + + +vint8m4_t test___riscv_vnmsub_vv_i8m4(vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m4(vd,vs1,vs2,31); +} + + +vint8m8_t test___riscv_vnmsub_vv_i8m8(vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m8(vd,vs1,vs2,31); +} + + +vint16mf4_t test___riscv_vnmsub_vv_i16mf4(vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf4(vd,vs1,vs2,31); +} + + +vint16mf2_t test___riscv_vnmsub_vv_i16mf2(vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf2(vd,vs1,vs2,31); +} + + +vint16m1_t test___riscv_vnmsub_vv_i16m1(vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m1(vd,vs1,vs2,31); +} + + +vint16m2_t test___riscv_vnmsub_vv_i16m2(vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m2(vd,vs1,vs2,31); +} + + +vint16m4_t test___riscv_vnmsub_vv_i16m4(vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m4(vd,vs1,vs2,31); +} + + +vint16m8_t test___riscv_vnmsub_vv_i16m8(vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m8(vd,vs1,vs2,31); +} + + +vint32mf2_t test___riscv_vnmsub_vv_i32mf2(vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32mf2(vd,vs1,vs2,31); +} + + +vint32m1_t test___riscv_vnmsub_vv_i32m1(vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m1(vd,vs1,vs2,31); +} + + +vint32m2_t test___riscv_vnmsub_vv_i32m2(vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m2(vd,vs1,vs2,31); +} + + +vint32m4_t test___riscv_vnmsub_vv_i32m4(vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m4(vd,vs1,vs2,31); +} + + +vint32m8_t test___riscv_vnmsub_vv_i32m8(vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m8(vd,vs1,vs2,31); +} + + +vint64m1_t test___riscv_vnmsub_vv_i64m1(vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m1(vd,vs1,vs2,31); +} + + +vint64m2_t test___riscv_vnmsub_vv_i64m2(vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m2(vd,vs1,vs2,31); +} + + +vint64m4_t test___riscv_vnmsub_vv_i64m4(vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m4(vd,vs1,vs2,31); +} + + +vint64m8_t test___riscv_vnmsub_vv_i64m8(vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m8(vd,vs1,vs2,31); +} + + +vuint8mf8_t test___riscv_vnmsub_vv_u8mf8(vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf8(vd,vs1,vs2,31); +} + + +vuint8mf4_t test___riscv_vnmsub_vv_u8mf4(vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf4(vd,vs1,vs2,31); +} + + +vuint8mf2_t test___riscv_vnmsub_vv_u8mf2(vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf2(vd,vs1,vs2,31); +} + + +vuint8m1_t test___riscv_vnmsub_vv_u8m1(vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m1(vd,vs1,vs2,31); +} + + +vuint8m2_t test___riscv_vnmsub_vv_u8m2(vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m2(vd,vs1,vs2,31); +} + + +vuint8m4_t test___riscv_vnmsub_vv_u8m4(vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m4(vd,vs1,vs2,31); +} + + +vuint8m8_t test___riscv_vnmsub_vv_u8m8(vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m8(vd,vs1,vs2,31); +} + + +vuint16mf4_t test___riscv_vnmsub_vv_u16mf4(vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf4(vd,vs1,vs2,31); +} + + +vuint16mf2_t test___riscv_vnmsub_vv_u16mf2(vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf2(vd,vs1,vs2,31); +} + + +vuint16m1_t test___riscv_vnmsub_vv_u16m1(vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m1(vd,vs1,vs2,31); +} + + +vuint16m2_t test___riscv_vnmsub_vv_u16m2(vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m2(vd,vs1,vs2,31); +} + + +vuint16m4_t test___riscv_vnmsub_vv_u16m4(vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m4(vd,vs1,vs2,31); +} + + +vuint16m8_t test___riscv_vnmsub_vv_u16m8(vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m8(vd,vs1,vs2,31); +} + + +vuint32mf2_t test___riscv_vnmsub_vv_u32mf2(vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32mf2(vd,vs1,vs2,31); +} + + +vuint32m1_t test___riscv_vnmsub_vv_u32m1(vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m1(vd,vs1,vs2,31); +} + + +vuint32m2_t test___riscv_vnmsub_vv_u32m2(vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m2(vd,vs1,vs2,31); +} + + +vuint32m4_t test___riscv_vnmsub_vv_u32m4(vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m4(vd,vs1,vs2,31); +} + + +vuint32m8_t test___riscv_vnmsub_vv_u32m8(vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m8(vd,vs1,vs2,31); +} + + +vuint64m1_t test___riscv_vnmsub_vv_u64m1(vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m1(vd,vs1,vs2,31); +} + + +vuint64m2_t test___riscv_vnmsub_vv_u64m2(vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m2(vd,vs1,vs2,31); +} + + +vuint64m4_t test___riscv_vnmsub_vv_u64m4(vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m4(vd,vs1,vs2,31); +} + + +vuint64m8_t test___riscv_vnmsub_vv_u64m8(vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m8(vd,vs1,vs2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv-3.c new file mode 100644 index 00000000000..bc68b145cce --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv-3.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsub_vv_i8mf8(vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf8(vd,vs1,vs2,32); +} + + +vint8mf4_t test___riscv_vnmsub_vv_i8mf4(vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf4(vd,vs1,vs2,32); +} + + +vint8mf2_t test___riscv_vnmsub_vv_i8mf2(vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf2(vd,vs1,vs2,32); +} + + +vint8m1_t test___riscv_vnmsub_vv_i8m1(vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m1(vd,vs1,vs2,32); +} + + +vint8m2_t test___riscv_vnmsub_vv_i8m2(vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m2(vd,vs1,vs2,32); +} + + +vint8m4_t test___riscv_vnmsub_vv_i8m4(vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m4(vd,vs1,vs2,32); +} + + +vint8m8_t test___riscv_vnmsub_vv_i8m8(vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m8(vd,vs1,vs2,32); +} + + +vint16mf4_t test___riscv_vnmsub_vv_i16mf4(vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf4(vd,vs1,vs2,32); +} + + +vint16mf2_t test___riscv_vnmsub_vv_i16mf2(vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf2(vd,vs1,vs2,32); +} + + +vint16m1_t test___riscv_vnmsub_vv_i16m1(vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m1(vd,vs1,vs2,32); +} + + +vint16m2_t test___riscv_vnmsub_vv_i16m2(vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m2(vd,vs1,vs2,32); +} + + +vint16m4_t test___riscv_vnmsub_vv_i16m4(vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m4(vd,vs1,vs2,32); +} + + +vint16m8_t test___riscv_vnmsub_vv_i16m8(vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m8(vd,vs1,vs2,32); +} + + +vint32mf2_t test___riscv_vnmsub_vv_i32mf2(vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32mf2(vd,vs1,vs2,32); +} + + +vint32m1_t test___riscv_vnmsub_vv_i32m1(vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m1(vd,vs1,vs2,32); +} + + +vint32m2_t test___riscv_vnmsub_vv_i32m2(vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m2(vd,vs1,vs2,32); +} + + +vint32m4_t test___riscv_vnmsub_vv_i32m4(vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m4(vd,vs1,vs2,32); +} + + +vint32m8_t test___riscv_vnmsub_vv_i32m8(vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m8(vd,vs1,vs2,32); +} + + +vint64m1_t test___riscv_vnmsub_vv_i64m1(vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m1(vd,vs1,vs2,32); +} + + +vint64m2_t test___riscv_vnmsub_vv_i64m2(vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m2(vd,vs1,vs2,32); +} + + +vint64m4_t test___riscv_vnmsub_vv_i64m4(vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m4(vd,vs1,vs2,32); +} + + +vint64m8_t test___riscv_vnmsub_vv_i64m8(vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m8(vd,vs1,vs2,32); +} + + +vuint8mf8_t test___riscv_vnmsub_vv_u8mf8(vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf8(vd,vs1,vs2,32); +} + + +vuint8mf4_t test___riscv_vnmsub_vv_u8mf4(vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf4(vd,vs1,vs2,32); +} + + +vuint8mf2_t test___riscv_vnmsub_vv_u8mf2(vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf2(vd,vs1,vs2,32); +} + + +vuint8m1_t test___riscv_vnmsub_vv_u8m1(vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m1(vd,vs1,vs2,32); +} + + +vuint8m2_t test___riscv_vnmsub_vv_u8m2(vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m2(vd,vs1,vs2,32); +} + + +vuint8m4_t test___riscv_vnmsub_vv_u8m4(vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m4(vd,vs1,vs2,32); +} + + +vuint8m8_t test___riscv_vnmsub_vv_u8m8(vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m8(vd,vs1,vs2,32); +} + + +vuint16mf4_t test___riscv_vnmsub_vv_u16mf4(vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf4(vd,vs1,vs2,32); +} + + +vuint16mf2_t test___riscv_vnmsub_vv_u16mf2(vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf2(vd,vs1,vs2,32); +} + + +vuint16m1_t test___riscv_vnmsub_vv_u16m1(vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m1(vd,vs1,vs2,32); +} + + +vuint16m2_t test___riscv_vnmsub_vv_u16m2(vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m2(vd,vs1,vs2,32); +} + + +vuint16m4_t test___riscv_vnmsub_vv_u16m4(vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m4(vd,vs1,vs2,32); +} + + +vuint16m8_t test___riscv_vnmsub_vv_u16m8(vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m8(vd,vs1,vs2,32); +} + + +vuint32mf2_t test___riscv_vnmsub_vv_u32mf2(vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32mf2(vd,vs1,vs2,32); +} + + +vuint32m1_t test___riscv_vnmsub_vv_u32m1(vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m1(vd,vs1,vs2,32); +} + + +vuint32m2_t test___riscv_vnmsub_vv_u32m2(vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m2(vd,vs1,vs2,32); +} + + +vuint32m4_t test___riscv_vnmsub_vv_u32m4(vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m4(vd,vs1,vs2,32); +} + + +vuint32m8_t test___riscv_vnmsub_vv_u32m8(vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m8(vd,vs1,vs2,32); +} + + +vuint64m1_t test___riscv_vnmsub_vv_u64m1(vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m1(vd,vs1,vs2,32); +} + + +vuint64m2_t test___riscv_vnmsub_vv_u64m2(vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m2(vd,vs1,vs2,32); +} + + +vuint64m4_t test___riscv_vnmsub_vv_u64m4(vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m4(vd,vs1,vs2,32); +} + + +vuint64m8_t test___riscv_vnmsub_vv_u64m8(vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m8(vd,vs1,vs2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_m-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_m-1.c new file mode 100644 index 00000000000..837e8a5cb06 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_m-1.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsub_vv_i8mf8_m(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf8_m(mask,vd,vs1,vs2,vl); +} + + +vint8mf4_t test___riscv_vnmsub_vv_i8mf4_m(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf4_m(mask,vd,vs1,vs2,vl); +} + + +vint8mf2_t test___riscv_vnmsub_vv_i8mf2_m(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf2_m(mask,vd,vs1,vs2,vl); +} + + +vint8m1_t test___riscv_vnmsub_vv_i8m1_m(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m1_m(mask,vd,vs1,vs2,vl); +} + + +vint8m2_t test___riscv_vnmsub_vv_i8m2_m(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m2_m(mask,vd,vs1,vs2,vl); +} + + +vint8m4_t test___riscv_vnmsub_vv_i8m4_m(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m4_m(mask,vd,vs1,vs2,vl); +} + + +vint8m8_t test___riscv_vnmsub_vv_i8m8_m(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m8_m(mask,vd,vs1,vs2,vl); +} + + +vint16mf4_t test___riscv_vnmsub_vv_i16mf4_m(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf4_m(mask,vd,vs1,vs2,vl); +} + + +vint16mf2_t test___riscv_vnmsub_vv_i16mf2_m(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf2_m(mask,vd,vs1,vs2,vl); +} + + +vint16m1_t test___riscv_vnmsub_vv_i16m1_m(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m1_m(mask,vd,vs1,vs2,vl); +} + + +vint16m2_t test___riscv_vnmsub_vv_i16m2_m(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m2_m(mask,vd,vs1,vs2,vl); +} + + +vint16m4_t test___riscv_vnmsub_vv_i16m4_m(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m4_m(mask,vd,vs1,vs2,vl); +} + + +vint16m8_t test___riscv_vnmsub_vv_i16m8_m(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m8_m(mask,vd,vs1,vs2,vl); +} + + +vint32mf2_t test___riscv_vnmsub_vv_i32mf2_m(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32mf2_m(mask,vd,vs1,vs2,vl); +} + + +vint32m1_t test___riscv_vnmsub_vv_i32m1_m(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m1_m(mask,vd,vs1,vs2,vl); +} + + +vint32m2_t test___riscv_vnmsub_vv_i32m2_m(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m2_m(mask,vd,vs1,vs2,vl); +} + + +vint32m4_t test___riscv_vnmsub_vv_i32m4_m(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m4_m(mask,vd,vs1,vs2,vl); +} + + +vint32m8_t test___riscv_vnmsub_vv_i32m8_m(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m8_m(mask,vd,vs1,vs2,vl); +} + + +vint64m1_t test___riscv_vnmsub_vv_i64m1_m(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m1_m(mask,vd,vs1,vs2,vl); +} + + +vint64m2_t test___riscv_vnmsub_vv_i64m2_m(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m2_m(mask,vd,vs1,vs2,vl); +} + + +vint64m4_t test___riscv_vnmsub_vv_i64m4_m(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m4_m(mask,vd,vs1,vs2,vl); +} + + +vint64m8_t test___riscv_vnmsub_vv_i64m8_m(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m8_m(mask,vd,vs1,vs2,vl); +} + + +vuint8mf8_t test___riscv_vnmsub_vv_u8mf8_m(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf8_m(mask,vd,vs1,vs2,vl); +} + + +vuint8mf4_t test___riscv_vnmsub_vv_u8mf4_m(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf4_m(mask,vd,vs1,vs2,vl); +} + + +vuint8mf2_t test___riscv_vnmsub_vv_u8mf2_m(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf2_m(mask,vd,vs1,vs2,vl); +} + + +vuint8m1_t test___riscv_vnmsub_vv_u8m1_m(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m1_m(mask,vd,vs1,vs2,vl); +} + + +vuint8m2_t test___riscv_vnmsub_vv_u8m2_m(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m2_m(mask,vd,vs1,vs2,vl); +} + + +vuint8m4_t test___riscv_vnmsub_vv_u8m4_m(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m4_m(mask,vd,vs1,vs2,vl); +} + + +vuint8m8_t test___riscv_vnmsub_vv_u8m8_m(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m8_m(mask,vd,vs1,vs2,vl); +} + + +vuint16mf4_t test___riscv_vnmsub_vv_u16mf4_m(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf4_m(mask,vd,vs1,vs2,vl); +} + + +vuint16mf2_t test___riscv_vnmsub_vv_u16mf2_m(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf2_m(mask,vd,vs1,vs2,vl); +} + + +vuint16m1_t test___riscv_vnmsub_vv_u16m1_m(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m1_m(mask,vd,vs1,vs2,vl); +} + + +vuint16m2_t test___riscv_vnmsub_vv_u16m2_m(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m2_m(mask,vd,vs1,vs2,vl); +} + + +vuint16m4_t test___riscv_vnmsub_vv_u16m4_m(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m4_m(mask,vd,vs1,vs2,vl); +} + + +vuint16m8_t test___riscv_vnmsub_vv_u16m8_m(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m8_m(mask,vd,vs1,vs2,vl); +} + + +vuint32mf2_t test___riscv_vnmsub_vv_u32mf2_m(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32mf2_m(mask,vd,vs1,vs2,vl); +} + + +vuint32m1_t test___riscv_vnmsub_vv_u32m1_m(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m1_m(mask,vd,vs1,vs2,vl); +} + + +vuint32m2_t test___riscv_vnmsub_vv_u32m2_m(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m2_m(mask,vd,vs1,vs2,vl); +} + + +vuint32m4_t test___riscv_vnmsub_vv_u32m4_m(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m4_m(mask,vd,vs1,vs2,vl); +} + + +vuint32m8_t test___riscv_vnmsub_vv_u32m8_m(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m8_m(mask,vd,vs1,vs2,vl); +} + + +vuint64m1_t test___riscv_vnmsub_vv_u64m1_m(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m1_m(mask,vd,vs1,vs2,vl); +} + + +vuint64m2_t test___riscv_vnmsub_vv_u64m2_m(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m2_m(mask,vd,vs1,vs2,vl); +} + + +vuint64m4_t test___riscv_vnmsub_vv_u64m4_m(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m4_m(mask,vd,vs1,vs2,vl); +} + + +vuint64m8_t test___riscv_vnmsub_vv_u64m8_m(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m8_m(mask,vd,vs1,vs2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_m-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_m-2.c new file mode 100644 index 00000000000..8b92cb2f52c --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_m-2.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsub_vv_i8mf8_m(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf8_m(mask,vd,vs1,vs2,31); +} + + +vint8mf4_t test___riscv_vnmsub_vv_i8mf4_m(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf4_m(mask,vd,vs1,vs2,31); +} + + +vint8mf2_t test___riscv_vnmsub_vv_i8mf2_m(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf2_m(mask,vd,vs1,vs2,31); +} + + +vint8m1_t test___riscv_vnmsub_vv_i8m1_m(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m1_m(mask,vd,vs1,vs2,31); +} + + +vint8m2_t test___riscv_vnmsub_vv_i8m2_m(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m2_m(mask,vd,vs1,vs2,31); +} + + +vint8m4_t test___riscv_vnmsub_vv_i8m4_m(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m4_m(mask,vd,vs1,vs2,31); +} + + +vint8m8_t test___riscv_vnmsub_vv_i8m8_m(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m8_m(mask,vd,vs1,vs2,31); +} + + +vint16mf4_t test___riscv_vnmsub_vv_i16mf4_m(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf4_m(mask,vd,vs1,vs2,31); +} + + +vint16mf2_t test___riscv_vnmsub_vv_i16mf2_m(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf2_m(mask,vd,vs1,vs2,31); +} + + +vint16m1_t test___riscv_vnmsub_vv_i16m1_m(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m1_m(mask,vd,vs1,vs2,31); +} + + +vint16m2_t test___riscv_vnmsub_vv_i16m2_m(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m2_m(mask,vd,vs1,vs2,31); +} + + +vint16m4_t test___riscv_vnmsub_vv_i16m4_m(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m4_m(mask,vd,vs1,vs2,31); +} + + +vint16m8_t test___riscv_vnmsub_vv_i16m8_m(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m8_m(mask,vd,vs1,vs2,31); +} + + +vint32mf2_t test___riscv_vnmsub_vv_i32mf2_m(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32mf2_m(mask,vd,vs1,vs2,31); +} + + +vint32m1_t test___riscv_vnmsub_vv_i32m1_m(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m1_m(mask,vd,vs1,vs2,31); +} + + +vint32m2_t test___riscv_vnmsub_vv_i32m2_m(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m2_m(mask,vd,vs1,vs2,31); +} + + +vint32m4_t test___riscv_vnmsub_vv_i32m4_m(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m4_m(mask,vd,vs1,vs2,31); +} + + +vint32m8_t test___riscv_vnmsub_vv_i32m8_m(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m8_m(mask,vd,vs1,vs2,31); +} + + +vint64m1_t test___riscv_vnmsub_vv_i64m1_m(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m1_m(mask,vd,vs1,vs2,31); +} + + +vint64m2_t test___riscv_vnmsub_vv_i64m2_m(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m2_m(mask,vd,vs1,vs2,31); +} + + +vint64m4_t test___riscv_vnmsub_vv_i64m4_m(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m4_m(mask,vd,vs1,vs2,31); +} + + +vint64m8_t test___riscv_vnmsub_vv_i64m8_m(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m8_m(mask,vd,vs1,vs2,31); +} + + +vuint8mf8_t test___riscv_vnmsub_vv_u8mf8_m(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf8_m(mask,vd,vs1,vs2,31); +} + + +vuint8mf4_t test___riscv_vnmsub_vv_u8mf4_m(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf4_m(mask,vd,vs1,vs2,31); +} + + +vuint8mf2_t test___riscv_vnmsub_vv_u8mf2_m(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf2_m(mask,vd,vs1,vs2,31); +} + + +vuint8m1_t test___riscv_vnmsub_vv_u8m1_m(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m1_m(mask,vd,vs1,vs2,31); +} + + +vuint8m2_t test___riscv_vnmsub_vv_u8m2_m(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m2_m(mask,vd,vs1,vs2,31); +} + + +vuint8m4_t test___riscv_vnmsub_vv_u8m4_m(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m4_m(mask,vd,vs1,vs2,31); +} + + +vuint8m8_t test___riscv_vnmsub_vv_u8m8_m(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m8_m(mask,vd,vs1,vs2,31); +} + + +vuint16mf4_t test___riscv_vnmsub_vv_u16mf4_m(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf4_m(mask,vd,vs1,vs2,31); +} + + +vuint16mf2_t test___riscv_vnmsub_vv_u16mf2_m(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf2_m(mask,vd,vs1,vs2,31); +} + + +vuint16m1_t test___riscv_vnmsub_vv_u16m1_m(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m1_m(mask,vd,vs1,vs2,31); +} + + +vuint16m2_t test___riscv_vnmsub_vv_u16m2_m(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m2_m(mask,vd,vs1,vs2,31); +} + + +vuint16m4_t test___riscv_vnmsub_vv_u16m4_m(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m4_m(mask,vd,vs1,vs2,31); +} + + +vuint16m8_t test___riscv_vnmsub_vv_u16m8_m(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m8_m(mask,vd,vs1,vs2,31); +} + + +vuint32mf2_t test___riscv_vnmsub_vv_u32mf2_m(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32mf2_m(mask,vd,vs1,vs2,31); +} + + +vuint32m1_t test___riscv_vnmsub_vv_u32m1_m(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m1_m(mask,vd,vs1,vs2,31); +} + + +vuint32m2_t test___riscv_vnmsub_vv_u32m2_m(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m2_m(mask,vd,vs1,vs2,31); +} + + +vuint32m4_t test___riscv_vnmsub_vv_u32m4_m(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m4_m(mask,vd,vs1,vs2,31); +} + + +vuint32m8_t test___riscv_vnmsub_vv_u32m8_m(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m8_m(mask,vd,vs1,vs2,31); +} + + +vuint64m1_t test___riscv_vnmsub_vv_u64m1_m(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m1_m(mask,vd,vs1,vs2,31); +} + + +vuint64m2_t test___riscv_vnmsub_vv_u64m2_m(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m2_m(mask,vd,vs1,vs2,31); +} + + +vuint64m4_t test___riscv_vnmsub_vv_u64m4_m(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m4_m(mask,vd,vs1,vs2,31); +} + + +vuint64m8_t test___riscv_vnmsub_vv_u64m8_m(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m8_m(mask,vd,vs1,vs2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_m-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_m-3.c new file mode 100644 index 00000000000..045e283d117 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_m-3.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsub_vv_i8mf8_m(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf8_m(mask,vd,vs1,vs2,32); +} + + +vint8mf4_t test___riscv_vnmsub_vv_i8mf4_m(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf4_m(mask,vd,vs1,vs2,32); +} + + +vint8mf2_t test___riscv_vnmsub_vv_i8mf2_m(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf2_m(mask,vd,vs1,vs2,32); +} + + +vint8m1_t test___riscv_vnmsub_vv_i8m1_m(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m1_m(mask,vd,vs1,vs2,32); +} + + +vint8m2_t test___riscv_vnmsub_vv_i8m2_m(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m2_m(mask,vd,vs1,vs2,32); +} + + +vint8m4_t test___riscv_vnmsub_vv_i8m4_m(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m4_m(mask,vd,vs1,vs2,32); +} + + +vint8m8_t test___riscv_vnmsub_vv_i8m8_m(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m8_m(mask,vd,vs1,vs2,32); +} + + +vint16mf4_t test___riscv_vnmsub_vv_i16mf4_m(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf4_m(mask,vd,vs1,vs2,32); +} + + +vint16mf2_t test___riscv_vnmsub_vv_i16mf2_m(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf2_m(mask,vd,vs1,vs2,32); +} + + +vint16m1_t test___riscv_vnmsub_vv_i16m1_m(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m1_m(mask,vd,vs1,vs2,32); +} + + +vint16m2_t test___riscv_vnmsub_vv_i16m2_m(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m2_m(mask,vd,vs1,vs2,32); +} + + +vint16m4_t test___riscv_vnmsub_vv_i16m4_m(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m4_m(mask,vd,vs1,vs2,32); +} + + +vint16m8_t test___riscv_vnmsub_vv_i16m8_m(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m8_m(mask,vd,vs1,vs2,32); +} + + +vint32mf2_t test___riscv_vnmsub_vv_i32mf2_m(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32mf2_m(mask,vd,vs1,vs2,32); +} + + +vint32m1_t test___riscv_vnmsub_vv_i32m1_m(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m1_m(mask,vd,vs1,vs2,32); +} + + +vint32m2_t test___riscv_vnmsub_vv_i32m2_m(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m2_m(mask,vd,vs1,vs2,32); +} + + +vint32m4_t test___riscv_vnmsub_vv_i32m4_m(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m4_m(mask,vd,vs1,vs2,32); +} + + +vint32m8_t test___riscv_vnmsub_vv_i32m8_m(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m8_m(mask,vd,vs1,vs2,32); +} + + +vint64m1_t test___riscv_vnmsub_vv_i64m1_m(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m1_m(mask,vd,vs1,vs2,32); +} + + +vint64m2_t test___riscv_vnmsub_vv_i64m2_m(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m2_m(mask,vd,vs1,vs2,32); +} + + +vint64m4_t test___riscv_vnmsub_vv_i64m4_m(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m4_m(mask,vd,vs1,vs2,32); +} + + +vint64m8_t test___riscv_vnmsub_vv_i64m8_m(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m8_m(mask,vd,vs1,vs2,32); +} + + +vuint8mf8_t test___riscv_vnmsub_vv_u8mf8_m(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf8_m(mask,vd,vs1,vs2,32); +} + + +vuint8mf4_t test___riscv_vnmsub_vv_u8mf4_m(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf4_m(mask,vd,vs1,vs2,32); +} + + +vuint8mf2_t test___riscv_vnmsub_vv_u8mf2_m(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf2_m(mask,vd,vs1,vs2,32); +} + + +vuint8m1_t test___riscv_vnmsub_vv_u8m1_m(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m1_m(mask,vd,vs1,vs2,32); +} + + +vuint8m2_t test___riscv_vnmsub_vv_u8m2_m(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m2_m(mask,vd,vs1,vs2,32); +} + + +vuint8m4_t test___riscv_vnmsub_vv_u8m4_m(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m4_m(mask,vd,vs1,vs2,32); +} + + +vuint8m8_t test___riscv_vnmsub_vv_u8m8_m(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m8_m(mask,vd,vs1,vs2,32); +} + + +vuint16mf4_t test___riscv_vnmsub_vv_u16mf4_m(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf4_m(mask,vd,vs1,vs2,32); +} + + +vuint16mf2_t test___riscv_vnmsub_vv_u16mf2_m(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf2_m(mask,vd,vs1,vs2,32); +} + + +vuint16m1_t test___riscv_vnmsub_vv_u16m1_m(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m1_m(mask,vd,vs1,vs2,32); +} + + +vuint16m2_t test___riscv_vnmsub_vv_u16m2_m(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m2_m(mask,vd,vs1,vs2,32); +} + + +vuint16m4_t test___riscv_vnmsub_vv_u16m4_m(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m4_m(mask,vd,vs1,vs2,32); +} + + +vuint16m8_t test___riscv_vnmsub_vv_u16m8_m(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m8_m(mask,vd,vs1,vs2,32); +} + + +vuint32mf2_t test___riscv_vnmsub_vv_u32mf2_m(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32mf2_m(mask,vd,vs1,vs2,32); +} + + +vuint32m1_t test___riscv_vnmsub_vv_u32m1_m(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m1_m(mask,vd,vs1,vs2,32); +} + + +vuint32m2_t test___riscv_vnmsub_vv_u32m2_m(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m2_m(mask,vd,vs1,vs2,32); +} + + +vuint32m4_t test___riscv_vnmsub_vv_u32m4_m(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m4_m(mask,vd,vs1,vs2,32); +} + + +vuint32m8_t test___riscv_vnmsub_vv_u32m8_m(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m8_m(mask,vd,vs1,vs2,32); +} + + +vuint64m1_t test___riscv_vnmsub_vv_u64m1_m(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m1_m(mask,vd,vs1,vs2,32); +} + + +vuint64m2_t test___riscv_vnmsub_vv_u64m2_m(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m2_m(mask,vd,vs1,vs2,32); +} + + +vuint64m4_t test___riscv_vnmsub_vv_u64m4_m(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m4_m(mask,vd,vs1,vs2,32); +} + + +vuint64m8_t test___riscv_vnmsub_vv_u64m8_m(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m8_m(mask,vd,vs1,vs2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_mu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_mu-1.c new file mode 100644 index 00000000000..8b60e6d3461 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_mu-1.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsub_vv_i8mf8_mu(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf8_mu(mask,vd,vs1,vs2,vl); +} + + +vint8mf4_t test___riscv_vnmsub_vv_i8mf4_mu(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf4_mu(mask,vd,vs1,vs2,vl); +} + + +vint8mf2_t test___riscv_vnmsub_vv_i8mf2_mu(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf2_mu(mask,vd,vs1,vs2,vl); +} + + +vint8m1_t test___riscv_vnmsub_vv_i8m1_mu(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m1_mu(mask,vd,vs1,vs2,vl); +} + + +vint8m2_t test___riscv_vnmsub_vv_i8m2_mu(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m2_mu(mask,vd,vs1,vs2,vl); +} + + +vint8m4_t test___riscv_vnmsub_vv_i8m4_mu(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m4_mu(mask,vd,vs1,vs2,vl); +} + + +vint8m8_t test___riscv_vnmsub_vv_i8m8_mu(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m8_mu(mask,vd,vs1,vs2,vl); +} + + +vint16mf4_t test___riscv_vnmsub_vv_i16mf4_mu(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf4_mu(mask,vd,vs1,vs2,vl); +} + + +vint16mf2_t test___riscv_vnmsub_vv_i16mf2_mu(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf2_mu(mask,vd,vs1,vs2,vl); +} + + +vint16m1_t test___riscv_vnmsub_vv_i16m1_mu(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m1_mu(mask,vd,vs1,vs2,vl); +} + + +vint16m2_t test___riscv_vnmsub_vv_i16m2_mu(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m2_mu(mask,vd,vs1,vs2,vl); +} + + +vint16m4_t test___riscv_vnmsub_vv_i16m4_mu(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m4_mu(mask,vd,vs1,vs2,vl); +} + + +vint16m8_t test___riscv_vnmsub_vv_i16m8_mu(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m8_mu(mask,vd,vs1,vs2,vl); +} + + +vint32mf2_t test___riscv_vnmsub_vv_i32mf2_mu(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32mf2_mu(mask,vd,vs1,vs2,vl); +} + + +vint32m1_t test___riscv_vnmsub_vv_i32m1_mu(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m1_mu(mask,vd,vs1,vs2,vl); +} + + +vint32m2_t test___riscv_vnmsub_vv_i32m2_mu(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m2_mu(mask,vd,vs1,vs2,vl); +} + + +vint32m4_t test___riscv_vnmsub_vv_i32m4_mu(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m4_mu(mask,vd,vs1,vs2,vl); +} + + +vint32m8_t test___riscv_vnmsub_vv_i32m8_mu(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m8_mu(mask,vd,vs1,vs2,vl); +} + + +vint64m1_t test___riscv_vnmsub_vv_i64m1_mu(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m1_mu(mask,vd,vs1,vs2,vl); +} + + +vint64m2_t test___riscv_vnmsub_vv_i64m2_mu(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m2_mu(mask,vd,vs1,vs2,vl); +} + + +vint64m4_t test___riscv_vnmsub_vv_i64m4_mu(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m4_mu(mask,vd,vs1,vs2,vl); +} + + +vint64m8_t test___riscv_vnmsub_vv_i64m8_mu(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m8_mu(mask,vd,vs1,vs2,vl); +} + + +vuint8mf8_t test___riscv_vnmsub_vv_u8mf8_mu(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf8_mu(mask,vd,vs1,vs2,vl); +} + + +vuint8mf4_t test___riscv_vnmsub_vv_u8mf4_mu(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf4_mu(mask,vd,vs1,vs2,vl); +} + + +vuint8mf2_t test___riscv_vnmsub_vv_u8mf2_mu(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf2_mu(mask,vd,vs1,vs2,vl); +} + + +vuint8m1_t test___riscv_vnmsub_vv_u8m1_mu(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m1_mu(mask,vd,vs1,vs2,vl); +} + + +vuint8m2_t test___riscv_vnmsub_vv_u8m2_mu(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m2_mu(mask,vd,vs1,vs2,vl); +} + + +vuint8m4_t test___riscv_vnmsub_vv_u8m4_mu(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m4_mu(mask,vd,vs1,vs2,vl); +} + + +vuint8m8_t test___riscv_vnmsub_vv_u8m8_mu(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m8_mu(mask,vd,vs1,vs2,vl); +} + + +vuint16mf4_t test___riscv_vnmsub_vv_u16mf4_mu(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf4_mu(mask,vd,vs1,vs2,vl); +} + + +vuint16mf2_t test___riscv_vnmsub_vv_u16mf2_mu(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf2_mu(mask,vd,vs1,vs2,vl); +} + + +vuint16m1_t test___riscv_vnmsub_vv_u16m1_mu(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m1_mu(mask,vd,vs1,vs2,vl); +} + + +vuint16m2_t test___riscv_vnmsub_vv_u16m2_mu(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m2_mu(mask,vd,vs1,vs2,vl); +} + + +vuint16m4_t test___riscv_vnmsub_vv_u16m4_mu(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m4_mu(mask,vd,vs1,vs2,vl); +} + + +vuint16m8_t test___riscv_vnmsub_vv_u16m8_mu(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m8_mu(mask,vd,vs1,vs2,vl); +} + + +vuint32mf2_t test___riscv_vnmsub_vv_u32mf2_mu(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32mf2_mu(mask,vd,vs1,vs2,vl); +} + + +vuint32m1_t test___riscv_vnmsub_vv_u32m1_mu(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m1_mu(mask,vd,vs1,vs2,vl); +} + + +vuint32m2_t test___riscv_vnmsub_vv_u32m2_mu(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m2_mu(mask,vd,vs1,vs2,vl); +} + + +vuint32m4_t test___riscv_vnmsub_vv_u32m4_mu(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m4_mu(mask,vd,vs1,vs2,vl); +} + + +vuint32m8_t test___riscv_vnmsub_vv_u32m8_mu(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m8_mu(mask,vd,vs1,vs2,vl); +} + + +vuint64m1_t test___riscv_vnmsub_vv_u64m1_mu(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m1_mu(mask,vd,vs1,vs2,vl); +} + + +vuint64m2_t test___riscv_vnmsub_vv_u64m2_mu(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m2_mu(mask,vd,vs1,vs2,vl); +} + + +vuint64m4_t test___riscv_vnmsub_vv_u64m4_mu(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m4_mu(mask,vd,vs1,vs2,vl); +} + + +vuint64m8_t test___riscv_vnmsub_vv_u64m8_mu(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m8_mu(mask,vd,vs1,vs2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_mu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_mu-2.c new file mode 100644 index 00000000000..5feb0451922 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_mu-2.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsub_vv_i8mf8_mu(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf8_mu(mask,vd,vs1,vs2,31); +} + + +vint8mf4_t test___riscv_vnmsub_vv_i8mf4_mu(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf4_mu(mask,vd,vs1,vs2,31); +} + + +vint8mf2_t test___riscv_vnmsub_vv_i8mf2_mu(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf2_mu(mask,vd,vs1,vs2,31); +} + + +vint8m1_t test___riscv_vnmsub_vv_i8m1_mu(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m1_mu(mask,vd,vs1,vs2,31); +} + + +vint8m2_t test___riscv_vnmsub_vv_i8m2_mu(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m2_mu(mask,vd,vs1,vs2,31); +} + + +vint8m4_t test___riscv_vnmsub_vv_i8m4_mu(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m4_mu(mask,vd,vs1,vs2,31); +} + + +vint8m8_t test___riscv_vnmsub_vv_i8m8_mu(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m8_mu(mask,vd,vs1,vs2,31); +} + + +vint16mf4_t test___riscv_vnmsub_vv_i16mf4_mu(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf4_mu(mask,vd,vs1,vs2,31); +} + + +vint16mf2_t test___riscv_vnmsub_vv_i16mf2_mu(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf2_mu(mask,vd,vs1,vs2,31); +} + + +vint16m1_t test___riscv_vnmsub_vv_i16m1_mu(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m1_mu(mask,vd,vs1,vs2,31); +} + + +vint16m2_t test___riscv_vnmsub_vv_i16m2_mu(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m2_mu(mask,vd,vs1,vs2,31); +} + + +vint16m4_t test___riscv_vnmsub_vv_i16m4_mu(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m4_mu(mask,vd,vs1,vs2,31); +} + + +vint16m8_t test___riscv_vnmsub_vv_i16m8_mu(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m8_mu(mask,vd,vs1,vs2,31); +} + + +vint32mf2_t test___riscv_vnmsub_vv_i32mf2_mu(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32mf2_mu(mask,vd,vs1,vs2,31); +} + + +vint32m1_t test___riscv_vnmsub_vv_i32m1_mu(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m1_mu(mask,vd,vs1,vs2,31); +} + + +vint32m2_t test___riscv_vnmsub_vv_i32m2_mu(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m2_mu(mask,vd,vs1,vs2,31); +} + + +vint32m4_t test___riscv_vnmsub_vv_i32m4_mu(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m4_mu(mask,vd,vs1,vs2,31); +} + + +vint32m8_t test___riscv_vnmsub_vv_i32m8_mu(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m8_mu(mask,vd,vs1,vs2,31); +} + + +vint64m1_t test___riscv_vnmsub_vv_i64m1_mu(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m1_mu(mask,vd,vs1,vs2,31); +} + + +vint64m2_t test___riscv_vnmsub_vv_i64m2_mu(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m2_mu(mask,vd,vs1,vs2,31); +} + + +vint64m4_t test___riscv_vnmsub_vv_i64m4_mu(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m4_mu(mask,vd,vs1,vs2,31); +} + + +vint64m8_t test___riscv_vnmsub_vv_i64m8_mu(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m8_mu(mask,vd,vs1,vs2,31); +} + + +vuint8mf8_t test___riscv_vnmsub_vv_u8mf8_mu(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf8_mu(mask,vd,vs1,vs2,31); +} + + +vuint8mf4_t test___riscv_vnmsub_vv_u8mf4_mu(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf4_mu(mask,vd,vs1,vs2,31); +} + + +vuint8mf2_t test___riscv_vnmsub_vv_u8mf2_mu(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf2_mu(mask,vd,vs1,vs2,31); +} + + +vuint8m1_t test___riscv_vnmsub_vv_u8m1_mu(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m1_mu(mask,vd,vs1,vs2,31); +} + + +vuint8m2_t test___riscv_vnmsub_vv_u8m2_mu(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m2_mu(mask,vd,vs1,vs2,31); +} + + +vuint8m4_t test___riscv_vnmsub_vv_u8m4_mu(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m4_mu(mask,vd,vs1,vs2,31); +} + + +vuint8m8_t test___riscv_vnmsub_vv_u8m8_mu(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m8_mu(mask,vd,vs1,vs2,31); +} + + +vuint16mf4_t test___riscv_vnmsub_vv_u16mf4_mu(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf4_mu(mask,vd,vs1,vs2,31); +} + + +vuint16mf2_t test___riscv_vnmsub_vv_u16mf2_mu(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf2_mu(mask,vd,vs1,vs2,31); +} + + +vuint16m1_t test___riscv_vnmsub_vv_u16m1_mu(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m1_mu(mask,vd,vs1,vs2,31); +} + + +vuint16m2_t test___riscv_vnmsub_vv_u16m2_mu(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m2_mu(mask,vd,vs1,vs2,31); +} + + +vuint16m4_t test___riscv_vnmsub_vv_u16m4_mu(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m4_mu(mask,vd,vs1,vs2,31); +} + + +vuint16m8_t test___riscv_vnmsub_vv_u16m8_mu(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m8_mu(mask,vd,vs1,vs2,31); +} + + +vuint32mf2_t test___riscv_vnmsub_vv_u32mf2_mu(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32mf2_mu(mask,vd,vs1,vs2,31); +} + + +vuint32m1_t test___riscv_vnmsub_vv_u32m1_mu(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m1_mu(mask,vd,vs1,vs2,31); +} + + +vuint32m2_t test___riscv_vnmsub_vv_u32m2_mu(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m2_mu(mask,vd,vs1,vs2,31); +} + + +vuint32m4_t test___riscv_vnmsub_vv_u32m4_mu(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m4_mu(mask,vd,vs1,vs2,31); +} + + +vuint32m8_t test___riscv_vnmsub_vv_u32m8_mu(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m8_mu(mask,vd,vs1,vs2,31); +} + + +vuint64m1_t test___riscv_vnmsub_vv_u64m1_mu(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m1_mu(mask,vd,vs1,vs2,31); +} + + +vuint64m2_t test___riscv_vnmsub_vv_u64m2_mu(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m2_mu(mask,vd,vs1,vs2,31); +} + + +vuint64m4_t test___riscv_vnmsub_vv_u64m4_mu(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m4_mu(mask,vd,vs1,vs2,31); +} + + +vuint64m8_t test___riscv_vnmsub_vv_u64m8_mu(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m8_mu(mask,vd,vs1,vs2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_mu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_mu-3.c new file mode 100644 index 00000000000..cc277981ec3 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_mu-3.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsub_vv_i8mf8_mu(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf8_mu(mask,vd,vs1,vs2,32); +} + + +vint8mf4_t test___riscv_vnmsub_vv_i8mf4_mu(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf4_mu(mask,vd,vs1,vs2,32); +} + + +vint8mf2_t test___riscv_vnmsub_vv_i8mf2_mu(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf2_mu(mask,vd,vs1,vs2,32); +} + + +vint8m1_t test___riscv_vnmsub_vv_i8m1_mu(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m1_mu(mask,vd,vs1,vs2,32); +} + + +vint8m2_t test___riscv_vnmsub_vv_i8m2_mu(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m2_mu(mask,vd,vs1,vs2,32); +} + + +vint8m4_t test___riscv_vnmsub_vv_i8m4_mu(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m4_mu(mask,vd,vs1,vs2,32); +} + + +vint8m8_t test___riscv_vnmsub_vv_i8m8_mu(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m8_mu(mask,vd,vs1,vs2,32); +} + + +vint16mf4_t test___riscv_vnmsub_vv_i16mf4_mu(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf4_mu(mask,vd,vs1,vs2,32); +} + + +vint16mf2_t test___riscv_vnmsub_vv_i16mf2_mu(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf2_mu(mask,vd,vs1,vs2,32); +} + + +vint16m1_t test___riscv_vnmsub_vv_i16m1_mu(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m1_mu(mask,vd,vs1,vs2,32); +} + + +vint16m2_t test___riscv_vnmsub_vv_i16m2_mu(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m2_mu(mask,vd,vs1,vs2,32); +} + + +vint16m4_t test___riscv_vnmsub_vv_i16m4_mu(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m4_mu(mask,vd,vs1,vs2,32); +} + + +vint16m8_t test___riscv_vnmsub_vv_i16m8_mu(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m8_mu(mask,vd,vs1,vs2,32); +} + + +vint32mf2_t test___riscv_vnmsub_vv_i32mf2_mu(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32mf2_mu(mask,vd,vs1,vs2,32); +} + + +vint32m1_t test___riscv_vnmsub_vv_i32m1_mu(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m1_mu(mask,vd,vs1,vs2,32); +} + + +vint32m2_t test___riscv_vnmsub_vv_i32m2_mu(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m2_mu(mask,vd,vs1,vs2,32); +} + + +vint32m4_t test___riscv_vnmsub_vv_i32m4_mu(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m4_mu(mask,vd,vs1,vs2,32); +} + + +vint32m8_t test___riscv_vnmsub_vv_i32m8_mu(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m8_mu(mask,vd,vs1,vs2,32); +} + + +vint64m1_t test___riscv_vnmsub_vv_i64m1_mu(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m1_mu(mask,vd,vs1,vs2,32); +} + + +vint64m2_t test___riscv_vnmsub_vv_i64m2_mu(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m2_mu(mask,vd,vs1,vs2,32); +} + + +vint64m4_t test___riscv_vnmsub_vv_i64m4_mu(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m4_mu(mask,vd,vs1,vs2,32); +} + + +vint64m8_t test___riscv_vnmsub_vv_i64m8_mu(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m8_mu(mask,vd,vs1,vs2,32); +} + + +vuint8mf8_t test___riscv_vnmsub_vv_u8mf8_mu(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf8_mu(mask,vd,vs1,vs2,32); +} + + +vuint8mf4_t test___riscv_vnmsub_vv_u8mf4_mu(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf4_mu(mask,vd,vs1,vs2,32); +} + + +vuint8mf2_t test___riscv_vnmsub_vv_u8mf2_mu(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf2_mu(mask,vd,vs1,vs2,32); +} + + +vuint8m1_t test___riscv_vnmsub_vv_u8m1_mu(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m1_mu(mask,vd,vs1,vs2,32); +} + + +vuint8m2_t test___riscv_vnmsub_vv_u8m2_mu(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m2_mu(mask,vd,vs1,vs2,32); +} + + +vuint8m4_t test___riscv_vnmsub_vv_u8m4_mu(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m4_mu(mask,vd,vs1,vs2,32); +} + + +vuint8m8_t test___riscv_vnmsub_vv_u8m8_mu(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m8_mu(mask,vd,vs1,vs2,32); +} + + +vuint16mf4_t test___riscv_vnmsub_vv_u16mf4_mu(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf4_mu(mask,vd,vs1,vs2,32); +} + + +vuint16mf2_t test___riscv_vnmsub_vv_u16mf2_mu(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf2_mu(mask,vd,vs1,vs2,32); +} + + +vuint16m1_t test___riscv_vnmsub_vv_u16m1_mu(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m1_mu(mask,vd,vs1,vs2,32); +} + + +vuint16m2_t test___riscv_vnmsub_vv_u16m2_mu(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m2_mu(mask,vd,vs1,vs2,32); +} + + +vuint16m4_t test___riscv_vnmsub_vv_u16m4_mu(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m4_mu(mask,vd,vs1,vs2,32); +} + + +vuint16m8_t test___riscv_vnmsub_vv_u16m8_mu(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m8_mu(mask,vd,vs1,vs2,32); +} + + +vuint32mf2_t test___riscv_vnmsub_vv_u32mf2_mu(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32mf2_mu(mask,vd,vs1,vs2,32); +} + + +vuint32m1_t test___riscv_vnmsub_vv_u32m1_mu(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m1_mu(mask,vd,vs1,vs2,32); +} + + +vuint32m2_t test___riscv_vnmsub_vv_u32m2_mu(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m2_mu(mask,vd,vs1,vs2,32); +} + + +vuint32m4_t test___riscv_vnmsub_vv_u32m4_mu(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m4_mu(mask,vd,vs1,vs2,32); +} + + +vuint32m8_t test___riscv_vnmsub_vv_u32m8_mu(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m8_mu(mask,vd,vs1,vs2,32); +} + + +vuint64m1_t test___riscv_vnmsub_vv_u64m1_mu(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m1_mu(mask,vd,vs1,vs2,32); +} + + +vuint64m2_t test___riscv_vnmsub_vv_u64m2_mu(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m2_mu(mask,vd,vs1,vs2,32); +} + + +vuint64m4_t test___riscv_vnmsub_vv_u64m4_mu(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m4_mu(mask,vd,vs1,vs2,32); +} + + +vuint64m8_t test___riscv_vnmsub_vv_u64m8_mu(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m8_mu(mask,vd,vs1,vs2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tu-1.c new file mode 100644 index 00000000000..b264f48dc3c --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tu-1.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsub_vv_i8mf8_tu(vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf8_tu(vd,vs1,vs2,vl); +} + + +vint8mf4_t test___riscv_vnmsub_vv_i8mf4_tu(vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf4_tu(vd,vs1,vs2,vl); +} + + +vint8mf2_t test___riscv_vnmsub_vv_i8mf2_tu(vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf2_tu(vd,vs1,vs2,vl); +} + + +vint8m1_t test___riscv_vnmsub_vv_i8m1_tu(vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m1_tu(vd,vs1,vs2,vl); +} + + +vint8m2_t test___riscv_vnmsub_vv_i8m2_tu(vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m2_tu(vd,vs1,vs2,vl); +} + + +vint8m4_t test___riscv_vnmsub_vv_i8m4_tu(vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m4_tu(vd,vs1,vs2,vl); +} + + +vint8m8_t test___riscv_vnmsub_vv_i8m8_tu(vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m8_tu(vd,vs1,vs2,vl); +} + + +vint16mf4_t test___riscv_vnmsub_vv_i16mf4_tu(vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf4_tu(vd,vs1,vs2,vl); +} + + +vint16mf2_t test___riscv_vnmsub_vv_i16mf2_tu(vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf2_tu(vd,vs1,vs2,vl); +} + + +vint16m1_t test___riscv_vnmsub_vv_i16m1_tu(vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m1_tu(vd,vs1,vs2,vl); +} + + +vint16m2_t test___riscv_vnmsub_vv_i16m2_tu(vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m2_tu(vd,vs1,vs2,vl); +} + + +vint16m4_t test___riscv_vnmsub_vv_i16m4_tu(vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m4_tu(vd,vs1,vs2,vl); +} + + +vint16m8_t test___riscv_vnmsub_vv_i16m8_tu(vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m8_tu(vd,vs1,vs2,vl); +} + + +vint32mf2_t test___riscv_vnmsub_vv_i32mf2_tu(vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32mf2_tu(vd,vs1,vs2,vl); +} + + +vint32m1_t test___riscv_vnmsub_vv_i32m1_tu(vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m1_tu(vd,vs1,vs2,vl); +} + + +vint32m2_t test___riscv_vnmsub_vv_i32m2_tu(vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m2_tu(vd,vs1,vs2,vl); +} + + +vint32m4_t test___riscv_vnmsub_vv_i32m4_tu(vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m4_tu(vd,vs1,vs2,vl); +} + + +vint32m8_t test___riscv_vnmsub_vv_i32m8_tu(vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m8_tu(vd,vs1,vs2,vl); +} + + +vint64m1_t test___riscv_vnmsub_vv_i64m1_tu(vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m1_tu(vd,vs1,vs2,vl); +} + + +vint64m2_t test___riscv_vnmsub_vv_i64m2_tu(vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m2_tu(vd,vs1,vs2,vl); +} + + +vint64m4_t test___riscv_vnmsub_vv_i64m4_tu(vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m4_tu(vd,vs1,vs2,vl); +} + + +vint64m8_t test___riscv_vnmsub_vv_i64m8_tu(vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m8_tu(vd,vs1,vs2,vl); +} + + +vuint8mf8_t test___riscv_vnmsub_vv_u8mf8_tu(vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf8_tu(vd,vs1,vs2,vl); +} + + +vuint8mf4_t test___riscv_vnmsub_vv_u8mf4_tu(vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf4_tu(vd,vs1,vs2,vl); +} + + +vuint8mf2_t test___riscv_vnmsub_vv_u8mf2_tu(vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf2_tu(vd,vs1,vs2,vl); +} + + +vuint8m1_t test___riscv_vnmsub_vv_u8m1_tu(vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m1_tu(vd,vs1,vs2,vl); +} + + +vuint8m2_t test___riscv_vnmsub_vv_u8m2_tu(vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m2_tu(vd,vs1,vs2,vl); +} + + +vuint8m4_t test___riscv_vnmsub_vv_u8m4_tu(vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m4_tu(vd,vs1,vs2,vl); +} + + +vuint8m8_t test___riscv_vnmsub_vv_u8m8_tu(vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m8_tu(vd,vs1,vs2,vl); +} + + +vuint16mf4_t test___riscv_vnmsub_vv_u16mf4_tu(vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf4_tu(vd,vs1,vs2,vl); +} + + +vuint16mf2_t test___riscv_vnmsub_vv_u16mf2_tu(vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf2_tu(vd,vs1,vs2,vl); +} + + +vuint16m1_t test___riscv_vnmsub_vv_u16m1_tu(vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m1_tu(vd,vs1,vs2,vl); +} + + +vuint16m2_t test___riscv_vnmsub_vv_u16m2_tu(vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m2_tu(vd,vs1,vs2,vl); +} + + +vuint16m4_t test___riscv_vnmsub_vv_u16m4_tu(vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m4_tu(vd,vs1,vs2,vl); +} + + +vuint16m8_t test___riscv_vnmsub_vv_u16m8_tu(vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m8_tu(vd,vs1,vs2,vl); +} + + +vuint32mf2_t test___riscv_vnmsub_vv_u32mf2_tu(vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32mf2_tu(vd,vs1,vs2,vl); +} + + +vuint32m1_t test___riscv_vnmsub_vv_u32m1_tu(vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m1_tu(vd,vs1,vs2,vl); +} + + +vuint32m2_t test___riscv_vnmsub_vv_u32m2_tu(vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m2_tu(vd,vs1,vs2,vl); +} + + +vuint32m4_t test___riscv_vnmsub_vv_u32m4_tu(vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m4_tu(vd,vs1,vs2,vl); +} + + +vuint32m8_t test___riscv_vnmsub_vv_u32m8_tu(vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m8_tu(vd,vs1,vs2,vl); +} + + +vuint64m1_t test___riscv_vnmsub_vv_u64m1_tu(vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m1_tu(vd,vs1,vs2,vl); +} + + +vuint64m2_t test___riscv_vnmsub_vv_u64m2_tu(vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m2_tu(vd,vs1,vs2,vl); +} + + +vuint64m4_t test___riscv_vnmsub_vv_u64m4_tu(vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m4_tu(vd,vs1,vs2,vl); +} + + +vuint64m8_t test___riscv_vnmsub_vv_u64m8_tu(vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m8_tu(vd,vs1,vs2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tu-2.c new file mode 100644 index 00000000000..c980809b833 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tu-2.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsub_vv_i8mf8_tu(vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf8_tu(vd,vs1,vs2,31); +} + + +vint8mf4_t test___riscv_vnmsub_vv_i8mf4_tu(vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf4_tu(vd,vs1,vs2,31); +} + + +vint8mf2_t test___riscv_vnmsub_vv_i8mf2_tu(vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf2_tu(vd,vs1,vs2,31); +} + + +vint8m1_t test___riscv_vnmsub_vv_i8m1_tu(vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m1_tu(vd,vs1,vs2,31); +} + + +vint8m2_t test___riscv_vnmsub_vv_i8m2_tu(vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m2_tu(vd,vs1,vs2,31); +} + + +vint8m4_t test___riscv_vnmsub_vv_i8m4_tu(vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m4_tu(vd,vs1,vs2,31); +} + + +vint8m8_t test___riscv_vnmsub_vv_i8m8_tu(vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m8_tu(vd,vs1,vs2,31); +} + + +vint16mf4_t test___riscv_vnmsub_vv_i16mf4_tu(vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf4_tu(vd,vs1,vs2,31); +} + + +vint16mf2_t test___riscv_vnmsub_vv_i16mf2_tu(vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf2_tu(vd,vs1,vs2,31); +} + + +vint16m1_t test___riscv_vnmsub_vv_i16m1_tu(vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m1_tu(vd,vs1,vs2,31); +} + + +vint16m2_t test___riscv_vnmsub_vv_i16m2_tu(vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m2_tu(vd,vs1,vs2,31); +} + + +vint16m4_t test___riscv_vnmsub_vv_i16m4_tu(vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m4_tu(vd,vs1,vs2,31); +} + + +vint16m8_t test___riscv_vnmsub_vv_i16m8_tu(vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m8_tu(vd,vs1,vs2,31); +} + + +vint32mf2_t test___riscv_vnmsub_vv_i32mf2_tu(vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32mf2_tu(vd,vs1,vs2,31); +} + + +vint32m1_t test___riscv_vnmsub_vv_i32m1_tu(vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m1_tu(vd,vs1,vs2,31); +} + + +vint32m2_t test___riscv_vnmsub_vv_i32m2_tu(vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m2_tu(vd,vs1,vs2,31); +} + + +vint32m4_t test___riscv_vnmsub_vv_i32m4_tu(vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m4_tu(vd,vs1,vs2,31); +} + + +vint32m8_t test___riscv_vnmsub_vv_i32m8_tu(vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m8_tu(vd,vs1,vs2,31); +} + + +vint64m1_t test___riscv_vnmsub_vv_i64m1_tu(vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m1_tu(vd,vs1,vs2,31); +} + + +vint64m2_t test___riscv_vnmsub_vv_i64m2_tu(vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m2_tu(vd,vs1,vs2,31); +} + + +vint64m4_t test___riscv_vnmsub_vv_i64m4_tu(vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m4_tu(vd,vs1,vs2,31); +} + + +vint64m8_t test___riscv_vnmsub_vv_i64m8_tu(vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m8_tu(vd,vs1,vs2,31); +} + + +vuint8mf8_t test___riscv_vnmsub_vv_u8mf8_tu(vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf8_tu(vd,vs1,vs2,31); +} + + +vuint8mf4_t test___riscv_vnmsub_vv_u8mf4_tu(vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf4_tu(vd,vs1,vs2,31); +} + + +vuint8mf2_t test___riscv_vnmsub_vv_u8mf2_tu(vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf2_tu(vd,vs1,vs2,31); +} + + +vuint8m1_t test___riscv_vnmsub_vv_u8m1_tu(vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m1_tu(vd,vs1,vs2,31); +} + + +vuint8m2_t test___riscv_vnmsub_vv_u8m2_tu(vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m2_tu(vd,vs1,vs2,31); +} + + +vuint8m4_t test___riscv_vnmsub_vv_u8m4_tu(vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m4_tu(vd,vs1,vs2,31); +} + + +vuint8m8_t test___riscv_vnmsub_vv_u8m8_tu(vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m8_tu(vd,vs1,vs2,31); +} + + +vuint16mf4_t test___riscv_vnmsub_vv_u16mf4_tu(vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf4_tu(vd,vs1,vs2,31); +} + + +vuint16mf2_t test___riscv_vnmsub_vv_u16mf2_tu(vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf2_tu(vd,vs1,vs2,31); +} + + +vuint16m1_t test___riscv_vnmsub_vv_u16m1_tu(vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m1_tu(vd,vs1,vs2,31); +} + + +vuint16m2_t test___riscv_vnmsub_vv_u16m2_tu(vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m2_tu(vd,vs1,vs2,31); +} + + +vuint16m4_t test___riscv_vnmsub_vv_u16m4_tu(vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m4_tu(vd,vs1,vs2,31); +} + + +vuint16m8_t test___riscv_vnmsub_vv_u16m8_tu(vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m8_tu(vd,vs1,vs2,31); +} + + +vuint32mf2_t test___riscv_vnmsub_vv_u32mf2_tu(vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32mf2_tu(vd,vs1,vs2,31); +} + + +vuint32m1_t test___riscv_vnmsub_vv_u32m1_tu(vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m1_tu(vd,vs1,vs2,31); +} + + +vuint32m2_t test___riscv_vnmsub_vv_u32m2_tu(vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m2_tu(vd,vs1,vs2,31); +} + + +vuint32m4_t test___riscv_vnmsub_vv_u32m4_tu(vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m4_tu(vd,vs1,vs2,31); +} + + +vuint32m8_t test___riscv_vnmsub_vv_u32m8_tu(vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m8_tu(vd,vs1,vs2,31); +} + + +vuint64m1_t test___riscv_vnmsub_vv_u64m1_tu(vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m1_tu(vd,vs1,vs2,31); +} + + +vuint64m2_t test___riscv_vnmsub_vv_u64m2_tu(vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m2_tu(vd,vs1,vs2,31); +} + + +vuint64m4_t test___riscv_vnmsub_vv_u64m4_tu(vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m4_tu(vd,vs1,vs2,31); +} + + +vuint64m8_t test___riscv_vnmsub_vv_u64m8_tu(vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m8_tu(vd,vs1,vs2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tu-3.c new file mode 100644 index 00000000000..b9b34a02334 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tu-3.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsub_vv_i8mf8_tu(vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf8_tu(vd,vs1,vs2,32); +} + + +vint8mf4_t test___riscv_vnmsub_vv_i8mf4_tu(vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf4_tu(vd,vs1,vs2,32); +} + + +vint8mf2_t test___riscv_vnmsub_vv_i8mf2_tu(vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf2_tu(vd,vs1,vs2,32); +} + + +vint8m1_t test___riscv_vnmsub_vv_i8m1_tu(vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m1_tu(vd,vs1,vs2,32); +} + + +vint8m2_t test___riscv_vnmsub_vv_i8m2_tu(vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m2_tu(vd,vs1,vs2,32); +} + + +vint8m4_t test___riscv_vnmsub_vv_i8m4_tu(vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m4_tu(vd,vs1,vs2,32); +} + + +vint8m8_t test___riscv_vnmsub_vv_i8m8_tu(vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m8_tu(vd,vs1,vs2,32); +} + + +vint16mf4_t test___riscv_vnmsub_vv_i16mf4_tu(vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf4_tu(vd,vs1,vs2,32); +} + + +vint16mf2_t test___riscv_vnmsub_vv_i16mf2_tu(vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf2_tu(vd,vs1,vs2,32); +} + + +vint16m1_t test___riscv_vnmsub_vv_i16m1_tu(vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m1_tu(vd,vs1,vs2,32); +} + + +vint16m2_t test___riscv_vnmsub_vv_i16m2_tu(vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m2_tu(vd,vs1,vs2,32); +} + + +vint16m4_t test___riscv_vnmsub_vv_i16m4_tu(vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m4_tu(vd,vs1,vs2,32); +} + + +vint16m8_t test___riscv_vnmsub_vv_i16m8_tu(vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m8_tu(vd,vs1,vs2,32); +} + + +vint32mf2_t test___riscv_vnmsub_vv_i32mf2_tu(vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32mf2_tu(vd,vs1,vs2,32); +} + + +vint32m1_t test___riscv_vnmsub_vv_i32m1_tu(vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m1_tu(vd,vs1,vs2,32); +} + + +vint32m2_t test___riscv_vnmsub_vv_i32m2_tu(vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m2_tu(vd,vs1,vs2,32); +} + + +vint32m4_t test___riscv_vnmsub_vv_i32m4_tu(vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m4_tu(vd,vs1,vs2,32); +} + + +vint32m8_t test___riscv_vnmsub_vv_i32m8_tu(vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m8_tu(vd,vs1,vs2,32); +} + + +vint64m1_t test___riscv_vnmsub_vv_i64m1_tu(vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m1_tu(vd,vs1,vs2,32); +} + + +vint64m2_t test___riscv_vnmsub_vv_i64m2_tu(vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m2_tu(vd,vs1,vs2,32); +} + + +vint64m4_t test___riscv_vnmsub_vv_i64m4_tu(vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m4_tu(vd,vs1,vs2,32); +} + + +vint64m8_t test___riscv_vnmsub_vv_i64m8_tu(vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m8_tu(vd,vs1,vs2,32); +} + + +vuint8mf8_t test___riscv_vnmsub_vv_u8mf8_tu(vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf8_tu(vd,vs1,vs2,32); +} + + +vuint8mf4_t test___riscv_vnmsub_vv_u8mf4_tu(vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf4_tu(vd,vs1,vs2,32); +} + + +vuint8mf2_t test___riscv_vnmsub_vv_u8mf2_tu(vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf2_tu(vd,vs1,vs2,32); +} + + +vuint8m1_t test___riscv_vnmsub_vv_u8m1_tu(vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m1_tu(vd,vs1,vs2,32); +} + + +vuint8m2_t test___riscv_vnmsub_vv_u8m2_tu(vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m2_tu(vd,vs1,vs2,32); +} + + +vuint8m4_t test___riscv_vnmsub_vv_u8m4_tu(vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m4_tu(vd,vs1,vs2,32); +} + + +vuint8m8_t test___riscv_vnmsub_vv_u8m8_tu(vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m8_tu(vd,vs1,vs2,32); +} + + +vuint16mf4_t test___riscv_vnmsub_vv_u16mf4_tu(vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf4_tu(vd,vs1,vs2,32); +} + + +vuint16mf2_t test___riscv_vnmsub_vv_u16mf2_tu(vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf2_tu(vd,vs1,vs2,32); +} + + +vuint16m1_t test___riscv_vnmsub_vv_u16m1_tu(vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m1_tu(vd,vs1,vs2,32); +} + + +vuint16m2_t test___riscv_vnmsub_vv_u16m2_tu(vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m2_tu(vd,vs1,vs2,32); +} + + +vuint16m4_t test___riscv_vnmsub_vv_u16m4_tu(vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m4_tu(vd,vs1,vs2,32); +} + + +vuint16m8_t test___riscv_vnmsub_vv_u16m8_tu(vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m8_tu(vd,vs1,vs2,32); +} + + +vuint32mf2_t test___riscv_vnmsub_vv_u32mf2_tu(vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32mf2_tu(vd,vs1,vs2,32); +} + + +vuint32m1_t test___riscv_vnmsub_vv_u32m1_tu(vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m1_tu(vd,vs1,vs2,32); +} + + +vuint32m2_t test___riscv_vnmsub_vv_u32m2_tu(vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m2_tu(vd,vs1,vs2,32); +} + + +vuint32m4_t test___riscv_vnmsub_vv_u32m4_tu(vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m4_tu(vd,vs1,vs2,32); +} + + +vuint32m8_t test___riscv_vnmsub_vv_u32m8_tu(vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m8_tu(vd,vs1,vs2,32); +} + + +vuint64m1_t test___riscv_vnmsub_vv_u64m1_tu(vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m1_tu(vd,vs1,vs2,32); +} + + +vuint64m2_t test___riscv_vnmsub_vv_u64m2_tu(vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m2_tu(vd,vs1,vs2,32); +} + + +vuint64m4_t test___riscv_vnmsub_vv_u64m4_tu(vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m4_tu(vd,vs1,vs2,32); +} + + +vuint64m8_t test___riscv_vnmsub_vv_u64m8_tu(vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m8_tu(vd,vs1,vs2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tum-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tum-1.c new file mode 100644 index 00000000000..e83b9120f77 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tum-1.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsub_vv_i8mf8_tum(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf8_tum(mask,vd,vs1,vs2,vl); +} + + +vint8mf4_t test___riscv_vnmsub_vv_i8mf4_tum(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf4_tum(mask,vd,vs1,vs2,vl); +} + + +vint8mf2_t test___riscv_vnmsub_vv_i8mf2_tum(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf2_tum(mask,vd,vs1,vs2,vl); +} + + +vint8m1_t test___riscv_vnmsub_vv_i8m1_tum(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m1_tum(mask,vd,vs1,vs2,vl); +} + + +vint8m2_t test___riscv_vnmsub_vv_i8m2_tum(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m2_tum(mask,vd,vs1,vs2,vl); +} + + +vint8m4_t test___riscv_vnmsub_vv_i8m4_tum(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m4_tum(mask,vd,vs1,vs2,vl); +} + + +vint8m8_t test___riscv_vnmsub_vv_i8m8_tum(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m8_tum(mask,vd,vs1,vs2,vl); +} + + +vint16mf4_t test___riscv_vnmsub_vv_i16mf4_tum(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf4_tum(mask,vd,vs1,vs2,vl); +} + + +vint16mf2_t test___riscv_vnmsub_vv_i16mf2_tum(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf2_tum(mask,vd,vs1,vs2,vl); +} + + +vint16m1_t test___riscv_vnmsub_vv_i16m1_tum(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m1_tum(mask,vd,vs1,vs2,vl); +} + + +vint16m2_t test___riscv_vnmsub_vv_i16m2_tum(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m2_tum(mask,vd,vs1,vs2,vl); +} + + +vint16m4_t test___riscv_vnmsub_vv_i16m4_tum(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m4_tum(mask,vd,vs1,vs2,vl); +} + + +vint16m8_t test___riscv_vnmsub_vv_i16m8_tum(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m8_tum(mask,vd,vs1,vs2,vl); +} + + +vint32mf2_t test___riscv_vnmsub_vv_i32mf2_tum(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32mf2_tum(mask,vd,vs1,vs2,vl); +} + + +vint32m1_t test___riscv_vnmsub_vv_i32m1_tum(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m1_tum(mask,vd,vs1,vs2,vl); +} + + +vint32m2_t test___riscv_vnmsub_vv_i32m2_tum(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m2_tum(mask,vd,vs1,vs2,vl); +} + + +vint32m4_t test___riscv_vnmsub_vv_i32m4_tum(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m4_tum(mask,vd,vs1,vs2,vl); +} + + +vint32m8_t test___riscv_vnmsub_vv_i32m8_tum(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m8_tum(mask,vd,vs1,vs2,vl); +} + + +vint64m1_t test___riscv_vnmsub_vv_i64m1_tum(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m1_tum(mask,vd,vs1,vs2,vl); +} + + +vint64m2_t test___riscv_vnmsub_vv_i64m2_tum(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m2_tum(mask,vd,vs1,vs2,vl); +} + + +vint64m4_t test___riscv_vnmsub_vv_i64m4_tum(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m4_tum(mask,vd,vs1,vs2,vl); +} + + +vint64m8_t test___riscv_vnmsub_vv_i64m8_tum(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m8_tum(mask,vd,vs1,vs2,vl); +} + + +vuint8mf8_t test___riscv_vnmsub_vv_u8mf8_tum(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf8_tum(mask,vd,vs1,vs2,vl); +} + + +vuint8mf4_t test___riscv_vnmsub_vv_u8mf4_tum(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf4_tum(mask,vd,vs1,vs2,vl); +} + + +vuint8mf2_t test___riscv_vnmsub_vv_u8mf2_tum(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf2_tum(mask,vd,vs1,vs2,vl); +} + + +vuint8m1_t test___riscv_vnmsub_vv_u8m1_tum(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m1_tum(mask,vd,vs1,vs2,vl); +} + + +vuint8m2_t test___riscv_vnmsub_vv_u8m2_tum(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m2_tum(mask,vd,vs1,vs2,vl); +} + + +vuint8m4_t test___riscv_vnmsub_vv_u8m4_tum(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m4_tum(mask,vd,vs1,vs2,vl); +} + + +vuint8m8_t test___riscv_vnmsub_vv_u8m8_tum(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m8_tum(mask,vd,vs1,vs2,vl); +} + + +vuint16mf4_t test___riscv_vnmsub_vv_u16mf4_tum(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf4_tum(mask,vd,vs1,vs2,vl); +} + + +vuint16mf2_t test___riscv_vnmsub_vv_u16mf2_tum(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf2_tum(mask,vd,vs1,vs2,vl); +} + + +vuint16m1_t test___riscv_vnmsub_vv_u16m1_tum(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m1_tum(mask,vd,vs1,vs2,vl); +} + + +vuint16m2_t test___riscv_vnmsub_vv_u16m2_tum(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m2_tum(mask,vd,vs1,vs2,vl); +} + + +vuint16m4_t test___riscv_vnmsub_vv_u16m4_tum(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m4_tum(mask,vd,vs1,vs2,vl); +} + + +vuint16m8_t test___riscv_vnmsub_vv_u16m8_tum(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m8_tum(mask,vd,vs1,vs2,vl); +} + + +vuint32mf2_t test___riscv_vnmsub_vv_u32mf2_tum(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32mf2_tum(mask,vd,vs1,vs2,vl); +} + + +vuint32m1_t test___riscv_vnmsub_vv_u32m1_tum(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m1_tum(mask,vd,vs1,vs2,vl); +} + + +vuint32m2_t test___riscv_vnmsub_vv_u32m2_tum(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m2_tum(mask,vd,vs1,vs2,vl); +} + + +vuint32m4_t test___riscv_vnmsub_vv_u32m4_tum(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m4_tum(mask,vd,vs1,vs2,vl); +} + + +vuint32m8_t test___riscv_vnmsub_vv_u32m8_tum(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m8_tum(mask,vd,vs1,vs2,vl); +} + + +vuint64m1_t test___riscv_vnmsub_vv_u64m1_tum(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m1_tum(mask,vd,vs1,vs2,vl); +} + + +vuint64m2_t test___riscv_vnmsub_vv_u64m2_tum(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m2_tum(mask,vd,vs1,vs2,vl); +} + + +vuint64m4_t test___riscv_vnmsub_vv_u64m4_tum(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m4_tum(mask,vd,vs1,vs2,vl); +} + + +vuint64m8_t test___riscv_vnmsub_vv_u64m8_tum(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m8_tum(mask,vd,vs1,vs2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tum-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tum-2.c new file mode 100644 index 00000000000..297f899020f --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tum-2.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsub_vv_i8mf8_tum(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf8_tum(mask,vd,vs1,vs2,31); +} + + +vint8mf4_t test___riscv_vnmsub_vv_i8mf4_tum(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf4_tum(mask,vd,vs1,vs2,31); +} + + +vint8mf2_t test___riscv_vnmsub_vv_i8mf2_tum(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf2_tum(mask,vd,vs1,vs2,31); +} + + +vint8m1_t test___riscv_vnmsub_vv_i8m1_tum(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m1_tum(mask,vd,vs1,vs2,31); +} + + +vint8m2_t test___riscv_vnmsub_vv_i8m2_tum(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m2_tum(mask,vd,vs1,vs2,31); +} + + +vint8m4_t test___riscv_vnmsub_vv_i8m4_tum(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m4_tum(mask,vd,vs1,vs2,31); +} + + +vint8m8_t test___riscv_vnmsub_vv_i8m8_tum(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m8_tum(mask,vd,vs1,vs2,31); +} + + +vint16mf4_t test___riscv_vnmsub_vv_i16mf4_tum(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf4_tum(mask,vd,vs1,vs2,31); +} + + +vint16mf2_t test___riscv_vnmsub_vv_i16mf2_tum(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf2_tum(mask,vd,vs1,vs2,31); +} + + +vint16m1_t test___riscv_vnmsub_vv_i16m1_tum(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m1_tum(mask,vd,vs1,vs2,31); +} + + +vint16m2_t test___riscv_vnmsub_vv_i16m2_tum(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m2_tum(mask,vd,vs1,vs2,31); +} + + +vint16m4_t test___riscv_vnmsub_vv_i16m4_tum(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m4_tum(mask,vd,vs1,vs2,31); +} + + +vint16m8_t test___riscv_vnmsub_vv_i16m8_tum(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m8_tum(mask,vd,vs1,vs2,31); +} + + +vint32mf2_t test___riscv_vnmsub_vv_i32mf2_tum(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32mf2_tum(mask,vd,vs1,vs2,31); +} + + +vint32m1_t test___riscv_vnmsub_vv_i32m1_tum(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m1_tum(mask,vd,vs1,vs2,31); +} + + +vint32m2_t test___riscv_vnmsub_vv_i32m2_tum(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m2_tum(mask,vd,vs1,vs2,31); +} + + +vint32m4_t test___riscv_vnmsub_vv_i32m4_tum(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m4_tum(mask,vd,vs1,vs2,31); +} + + +vint32m8_t test___riscv_vnmsub_vv_i32m8_tum(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m8_tum(mask,vd,vs1,vs2,31); +} + + +vint64m1_t test___riscv_vnmsub_vv_i64m1_tum(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m1_tum(mask,vd,vs1,vs2,31); +} + + +vint64m2_t test___riscv_vnmsub_vv_i64m2_tum(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m2_tum(mask,vd,vs1,vs2,31); +} + + +vint64m4_t test___riscv_vnmsub_vv_i64m4_tum(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m4_tum(mask,vd,vs1,vs2,31); +} + + +vint64m8_t test___riscv_vnmsub_vv_i64m8_tum(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m8_tum(mask,vd,vs1,vs2,31); +} + + +vuint8mf8_t test___riscv_vnmsub_vv_u8mf8_tum(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf8_tum(mask,vd,vs1,vs2,31); +} + + +vuint8mf4_t test___riscv_vnmsub_vv_u8mf4_tum(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf4_tum(mask,vd,vs1,vs2,31); +} + + +vuint8mf2_t test___riscv_vnmsub_vv_u8mf2_tum(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf2_tum(mask,vd,vs1,vs2,31); +} + + +vuint8m1_t test___riscv_vnmsub_vv_u8m1_tum(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m1_tum(mask,vd,vs1,vs2,31); +} + + +vuint8m2_t test___riscv_vnmsub_vv_u8m2_tum(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m2_tum(mask,vd,vs1,vs2,31); +} + + +vuint8m4_t test___riscv_vnmsub_vv_u8m4_tum(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m4_tum(mask,vd,vs1,vs2,31); +} + + +vuint8m8_t test___riscv_vnmsub_vv_u8m8_tum(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m8_tum(mask,vd,vs1,vs2,31); +} + + +vuint16mf4_t test___riscv_vnmsub_vv_u16mf4_tum(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf4_tum(mask,vd,vs1,vs2,31); +} + + +vuint16mf2_t test___riscv_vnmsub_vv_u16mf2_tum(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf2_tum(mask,vd,vs1,vs2,31); +} + + +vuint16m1_t test___riscv_vnmsub_vv_u16m1_tum(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m1_tum(mask,vd,vs1,vs2,31); +} + + +vuint16m2_t test___riscv_vnmsub_vv_u16m2_tum(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m2_tum(mask,vd,vs1,vs2,31); +} + + +vuint16m4_t test___riscv_vnmsub_vv_u16m4_tum(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m4_tum(mask,vd,vs1,vs2,31); +} + + +vuint16m8_t test___riscv_vnmsub_vv_u16m8_tum(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m8_tum(mask,vd,vs1,vs2,31); +} + + +vuint32mf2_t test___riscv_vnmsub_vv_u32mf2_tum(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32mf2_tum(mask,vd,vs1,vs2,31); +} + + +vuint32m1_t test___riscv_vnmsub_vv_u32m1_tum(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m1_tum(mask,vd,vs1,vs2,31); +} + + +vuint32m2_t test___riscv_vnmsub_vv_u32m2_tum(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m2_tum(mask,vd,vs1,vs2,31); +} + + +vuint32m4_t test___riscv_vnmsub_vv_u32m4_tum(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m4_tum(mask,vd,vs1,vs2,31); +} + + +vuint32m8_t test___riscv_vnmsub_vv_u32m8_tum(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m8_tum(mask,vd,vs1,vs2,31); +} + + +vuint64m1_t test___riscv_vnmsub_vv_u64m1_tum(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m1_tum(mask,vd,vs1,vs2,31); +} + + +vuint64m2_t test___riscv_vnmsub_vv_u64m2_tum(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m2_tum(mask,vd,vs1,vs2,31); +} + + +vuint64m4_t test___riscv_vnmsub_vv_u64m4_tum(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m4_tum(mask,vd,vs1,vs2,31); +} + + +vuint64m8_t test___riscv_vnmsub_vv_u64m8_tum(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m8_tum(mask,vd,vs1,vs2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tum-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tum-3.c new file mode 100644 index 00000000000..54407b2b4a2 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tum-3.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsub_vv_i8mf8_tum(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf8_tum(mask,vd,vs1,vs2,32); +} + + +vint8mf4_t test___riscv_vnmsub_vv_i8mf4_tum(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf4_tum(mask,vd,vs1,vs2,32); +} + + +vint8mf2_t test___riscv_vnmsub_vv_i8mf2_tum(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf2_tum(mask,vd,vs1,vs2,32); +} + + +vint8m1_t test___riscv_vnmsub_vv_i8m1_tum(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m1_tum(mask,vd,vs1,vs2,32); +} + + +vint8m2_t test___riscv_vnmsub_vv_i8m2_tum(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m2_tum(mask,vd,vs1,vs2,32); +} + + +vint8m4_t test___riscv_vnmsub_vv_i8m4_tum(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m4_tum(mask,vd,vs1,vs2,32); +} + + +vint8m8_t test___riscv_vnmsub_vv_i8m8_tum(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m8_tum(mask,vd,vs1,vs2,32); +} + + +vint16mf4_t test___riscv_vnmsub_vv_i16mf4_tum(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf4_tum(mask,vd,vs1,vs2,32); +} + + +vint16mf2_t test___riscv_vnmsub_vv_i16mf2_tum(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf2_tum(mask,vd,vs1,vs2,32); +} + + +vint16m1_t test___riscv_vnmsub_vv_i16m1_tum(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m1_tum(mask,vd,vs1,vs2,32); +} + + +vint16m2_t test___riscv_vnmsub_vv_i16m2_tum(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m2_tum(mask,vd,vs1,vs2,32); +} + + +vint16m4_t test___riscv_vnmsub_vv_i16m4_tum(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m4_tum(mask,vd,vs1,vs2,32); +} + + +vint16m8_t test___riscv_vnmsub_vv_i16m8_tum(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m8_tum(mask,vd,vs1,vs2,32); +} + + +vint32mf2_t test___riscv_vnmsub_vv_i32mf2_tum(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32mf2_tum(mask,vd,vs1,vs2,32); +} + + +vint32m1_t test___riscv_vnmsub_vv_i32m1_tum(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m1_tum(mask,vd,vs1,vs2,32); +} + + +vint32m2_t test___riscv_vnmsub_vv_i32m2_tum(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m2_tum(mask,vd,vs1,vs2,32); +} + + +vint32m4_t test___riscv_vnmsub_vv_i32m4_tum(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m4_tum(mask,vd,vs1,vs2,32); +} + + +vint32m8_t test___riscv_vnmsub_vv_i32m8_tum(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m8_tum(mask,vd,vs1,vs2,32); +} + + +vint64m1_t test___riscv_vnmsub_vv_i64m1_tum(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m1_tum(mask,vd,vs1,vs2,32); +} + + +vint64m2_t test___riscv_vnmsub_vv_i64m2_tum(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m2_tum(mask,vd,vs1,vs2,32); +} + + +vint64m4_t test___riscv_vnmsub_vv_i64m4_tum(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m4_tum(mask,vd,vs1,vs2,32); +} + + +vint64m8_t test___riscv_vnmsub_vv_i64m8_tum(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m8_tum(mask,vd,vs1,vs2,32); +} + + +vuint8mf8_t test___riscv_vnmsub_vv_u8mf8_tum(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf8_tum(mask,vd,vs1,vs2,32); +} + + +vuint8mf4_t test___riscv_vnmsub_vv_u8mf4_tum(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf4_tum(mask,vd,vs1,vs2,32); +} + + +vuint8mf2_t test___riscv_vnmsub_vv_u8mf2_tum(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf2_tum(mask,vd,vs1,vs2,32); +} + + +vuint8m1_t test___riscv_vnmsub_vv_u8m1_tum(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m1_tum(mask,vd,vs1,vs2,32); +} + + +vuint8m2_t test___riscv_vnmsub_vv_u8m2_tum(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m2_tum(mask,vd,vs1,vs2,32); +} + + +vuint8m4_t test___riscv_vnmsub_vv_u8m4_tum(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m4_tum(mask,vd,vs1,vs2,32); +} + + +vuint8m8_t test___riscv_vnmsub_vv_u8m8_tum(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m8_tum(mask,vd,vs1,vs2,32); +} + + +vuint16mf4_t test___riscv_vnmsub_vv_u16mf4_tum(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf4_tum(mask,vd,vs1,vs2,32); +} + + +vuint16mf2_t test___riscv_vnmsub_vv_u16mf2_tum(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf2_tum(mask,vd,vs1,vs2,32); +} + + +vuint16m1_t test___riscv_vnmsub_vv_u16m1_tum(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m1_tum(mask,vd,vs1,vs2,32); +} + + +vuint16m2_t test___riscv_vnmsub_vv_u16m2_tum(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m2_tum(mask,vd,vs1,vs2,32); +} + + +vuint16m4_t test___riscv_vnmsub_vv_u16m4_tum(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m4_tum(mask,vd,vs1,vs2,32); +} + + +vuint16m8_t test___riscv_vnmsub_vv_u16m8_tum(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m8_tum(mask,vd,vs1,vs2,32); +} + + +vuint32mf2_t test___riscv_vnmsub_vv_u32mf2_tum(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32mf2_tum(mask,vd,vs1,vs2,32); +} + + +vuint32m1_t test___riscv_vnmsub_vv_u32m1_tum(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m1_tum(mask,vd,vs1,vs2,32); +} + + +vuint32m2_t test___riscv_vnmsub_vv_u32m2_tum(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m2_tum(mask,vd,vs1,vs2,32); +} + + +vuint32m4_t test___riscv_vnmsub_vv_u32m4_tum(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m4_tum(mask,vd,vs1,vs2,32); +} + + +vuint32m8_t test___riscv_vnmsub_vv_u32m8_tum(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m8_tum(mask,vd,vs1,vs2,32); +} + + +vuint64m1_t test___riscv_vnmsub_vv_u64m1_tum(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m1_tum(mask,vd,vs1,vs2,32); +} + + +vuint64m2_t test___riscv_vnmsub_vv_u64m2_tum(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m2_tum(mask,vd,vs1,vs2,32); +} + + +vuint64m4_t test___riscv_vnmsub_vv_u64m4_tum(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m4_tum(mask,vd,vs1,vs2,32); +} + + +vuint64m8_t test___riscv_vnmsub_vv_u64m8_tum(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m8_tum(mask,vd,vs1,vs2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tumu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tumu-1.c new file mode 100644 index 00000000000..5e692514ae9 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tumu-1.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsub_vv_i8mf8_tumu(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf8_tumu(mask,vd,vs1,vs2,vl); +} + + +vint8mf4_t test___riscv_vnmsub_vv_i8mf4_tumu(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf4_tumu(mask,vd,vs1,vs2,vl); +} + + +vint8mf2_t test___riscv_vnmsub_vv_i8mf2_tumu(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf2_tumu(mask,vd,vs1,vs2,vl); +} + + +vint8m1_t test___riscv_vnmsub_vv_i8m1_tumu(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m1_tumu(mask,vd,vs1,vs2,vl); +} + + +vint8m2_t test___riscv_vnmsub_vv_i8m2_tumu(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m2_tumu(mask,vd,vs1,vs2,vl); +} + + +vint8m4_t test___riscv_vnmsub_vv_i8m4_tumu(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m4_tumu(mask,vd,vs1,vs2,vl); +} + + +vint8m8_t test___riscv_vnmsub_vv_i8m8_tumu(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m8_tumu(mask,vd,vs1,vs2,vl); +} + + +vint16mf4_t test___riscv_vnmsub_vv_i16mf4_tumu(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf4_tumu(mask,vd,vs1,vs2,vl); +} + + +vint16mf2_t test___riscv_vnmsub_vv_i16mf2_tumu(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf2_tumu(mask,vd,vs1,vs2,vl); +} + + +vint16m1_t test___riscv_vnmsub_vv_i16m1_tumu(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m1_tumu(mask,vd,vs1,vs2,vl); +} + + +vint16m2_t test___riscv_vnmsub_vv_i16m2_tumu(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m2_tumu(mask,vd,vs1,vs2,vl); +} + + +vint16m4_t test___riscv_vnmsub_vv_i16m4_tumu(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m4_tumu(mask,vd,vs1,vs2,vl); +} + + +vint16m8_t test___riscv_vnmsub_vv_i16m8_tumu(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m8_tumu(mask,vd,vs1,vs2,vl); +} + + +vint32mf2_t test___riscv_vnmsub_vv_i32mf2_tumu(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32mf2_tumu(mask,vd,vs1,vs2,vl); +} + + +vint32m1_t test___riscv_vnmsub_vv_i32m1_tumu(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m1_tumu(mask,vd,vs1,vs2,vl); +} + + +vint32m2_t test___riscv_vnmsub_vv_i32m2_tumu(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m2_tumu(mask,vd,vs1,vs2,vl); +} + + +vint32m4_t test___riscv_vnmsub_vv_i32m4_tumu(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m4_tumu(mask,vd,vs1,vs2,vl); +} + + +vint32m8_t test___riscv_vnmsub_vv_i32m8_tumu(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m8_tumu(mask,vd,vs1,vs2,vl); +} + + +vint64m1_t test___riscv_vnmsub_vv_i64m1_tumu(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m1_tumu(mask,vd,vs1,vs2,vl); +} + + +vint64m2_t test___riscv_vnmsub_vv_i64m2_tumu(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m2_tumu(mask,vd,vs1,vs2,vl); +} + + +vint64m4_t test___riscv_vnmsub_vv_i64m4_tumu(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m4_tumu(mask,vd,vs1,vs2,vl); +} + + +vint64m8_t test___riscv_vnmsub_vv_i64m8_tumu(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m8_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint8mf8_t test___riscv_vnmsub_vv_u8mf8_tumu(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf8_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint8mf4_t test___riscv_vnmsub_vv_u8mf4_tumu(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf4_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint8mf2_t test___riscv_vnmsub_vv_u8mf2_tumu(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf2_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint8m1_t test___riscv_vnmsub_vv_u8m1_tumu(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m1_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint8m2_t test___riscv_vnmsub_vv_u8m2_tumu(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m2_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint8m4_t test___riscv_vnmsub_vv_u8m4_tumu(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m4_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint8m8_t test___riscv_vnmsub_vv_u8m8_tumu(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m8_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint16mf4_t test___riscv_vnmsub_vv_u16mf4_tumu(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf4_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint16mf2_t test___riscv_vnmsub_vv_u16mf2_tumu(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf2_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint16m1_t test___riscv_vnmsub_vv_u16m1_tumu(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m1_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint16m2_t test___riscv_vnmsub_vv_u16m2_tumu(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m2_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint16m4_t test___riscv_vnmsub_vv_u16m4_tumu(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m4_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint16m8_t test___riscv_vnmsub_vv_u16m8_tumu(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m8_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint32mf2_t test___riscv_vnmsub_vv_u32mf2_tumu(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32mf2_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint32m1_t test___riscv_vnmsub_vv_u32m1_tumu(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m1_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint32m2_t test___riscv_vnmsub_vv_u32m2_tumu(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m2_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint32m4_t test___riscv_vnmsub_vv_u32m4_tumu(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m4_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint32m8_t test___riscv_vnmsub_vv_u32m8_tumu(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m8_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint64m1_t test___riscv_vnmsub_vv_u64m1_tumu(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m1_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint64m2_t test___riscv_vnmsub_vv_u64m2_tumu(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m2_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint64m4_t test___riscv_vnmsub_vv_u64m4_tumu(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m4_tumu(mask,vd,vs1,vs2,vl); +} + + +vuint64m8_t test___riscv_vnmsub_vv_u64m8_tumu(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m8_tumu(mask,vd,vs1,vs2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tumu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tumu-2.c new file mode 100644 index 00000000000..10fbf29994f --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tumu-2.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsub_vv_i8mf8_tumu(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf8_tumu(mask,vd,vs1,vs2,31); +} + + +vint8mf4_t test___riscv_vnmsub_vv_i8mf4_tumu(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf4_tumu(mask,vd,vs1,vs2,31); +} + + +vint8mf2_t test___riscv_vnmsub_vv_i8mf2_tumu(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf2_tumu(mask,vd,vs1,vs2,31); +} + + +vint8m1_t test___riscv_vnmsub_vv_i8m1_tumu(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m1_tumu(mask,vd,vs1,vs2,31); +} + + +vint8m2_t test___riscv_vnmsub_vv_i8m2_tumu(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m2_tumu(mask,vd,vs1,vs2,31); +} + + +vint8m4_t test___riscv_vnmsub_vv_i8m4_tumu(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m4_tumu(mask,vd,vs1,vs2,31); +} + + +vint8m8_t test___riscv_vnmsub_vv_i8m8_tumu(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m8_tumu(mask,vd,vs1,vs2,31); +} + + +vint16mf4_t test___riscv_vnmsub_vv_i16mf4_tumu(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf4_tumu(mask,vd,vs1,vs2,31); +} + + +vint16mf2_t test___riscv_vnmsub_vv_i16mf2_tumu(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf2_tumu(mask,vd,vs1,vs2,31); +} + + +vint16m1_t test___riscv_vnmsub_vv_i16m1_tumu(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m1_tumu(mask,vd,vs1,vs2,31); +} + + +vint16m2_t test___riscv_vnmsub_vv_i16m2_tumu(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m2_tumu(mask,vd,vs1,vs2,31); +} + + +vint16m4_t test___riscv_vnmsub_vv_i16m4_tumu(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m4_tumu(mask,vd,vs1,vs2,31); +} + + +vint16m8_t test___riscv_vnmsub_vv_i16m8_tumu(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m8_tumu(mask,vd,vs1,vs2,31); +} + + +vint32mf2_t test___riscv_vnmsub_vv_i32mf2_tumu(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32mf2_tumu(mask,vd,vs1,vs2,31); +} + + +vint32m1_t test___riscv_vnmsub_vv_i32m1_tumu(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m1_tumu(mask,vd,vs1,vs2,31); +} + + +vint32m2_t test___riscv_vnmsub_vv_i32m2_tumu(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m2_tumu(mask,vd,vs1,vs2,31); +} + + +vint32m4_t test___riscv_vnmsub_vv_i32m4_tumu(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m4_tumu(mask,vd,vs1,vs2,31); +} + + +vint32m8_t test___riscv_vnmsub_vv_i32m8_tumu(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m8_tumu(mask,vd,vs1,vs2,31); +} + + +vint64m1_t test___riscv_vnmsub_vv_i64m1_tumu(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m1_tumu(mask,vd,vs1,vs2,31); +} + + +vint64m2_t test___riscv_vnmsub_vv_i64m2_tumu(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m2_tumu(mask,vd,vs1,vs2,31); +} + + +vint64m4_t test___riscv_vnmsub_vv_i64m4_tumu(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m4_tumu(mask,vd,vs1,vs2,31); +} + + +vint64m8_t test___riscv_vnmsub_vv_i64m8_tumu(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m8_tumu(mask,vd,vs1,vs2,31); +} + + +vuint8mf8_t test___riscv_vnmsub_vv_u8mf8_tumu(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf8_tumu(mask,vd,vs1,vs2,31); +} + + +vuint8mf4_t test___riscv_vnmsub_vv_u8mf4_tumu(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf4_tumu(mask,vd,vs1,vs2,31); +} + + +vuint8mf2_t test___riscv_vnmsub_vv_u8mf2_tumu(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf2_tumu(mask,vd,vs1,vs2,31); +} + + +vuint8m1_t test___riscv_vnmsub_vv_u8m1_tumu(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m1_tumu(mask,vd,vs1,vs2,31); +} + + +vuint8m2_t test___riscv_vnmsub_vv_u8m2_tumu(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m2_tumu(mask,vd,vs1,vs2,31); +} + + +vuint8m4_t test___riscv_vnmsub_vv_u8m4_tumu(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m4_tumu(mask,vd,vs1,vs2,31); +} + + +vuint8m8_t test___riscv_vnmsub_vv_u8m8_tumu(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m8_tumu(mask,vd,vs1,vs2,31); +} + + +vuint16mf4_t test___riscv_vnmsub_vv_u16mf4_tumu(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf4_tumu(mask,vd,vs1,vs2,31); +} + + +vuint16mf2_t test___riscv_vnmsub_vv_u16mf2_tumu(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf2_tumu(mask,vd,vs1,vs2,31); +} + + +vuint16m1_t test___riscv_vnmsub_vv_u16m1_tumu(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m1_tumu(mask,vd,vs1,vs2,31); +} + + +vuint16m2_t test___riscv_vnmsub_vv_u16m2_tumu(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m2_tumu(mask,vd,vs1,vs2,31); +} + + +vuint16m4_t test___riscv_vnmsub_vv_u16m4_tumu(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m4_tumu(mask,vd,vs1,vs2,31); +} + + +vuint16m8_t test___riscv_vnmsub_vv_u16m8_tumu(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m8_tumu(mask,vd,vs1,vs2,31); +} + + +vuint32mf2_t test___riscv_vnmsub_vv_u32mf2_tumu(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32mf2_tumu(mask,vd,vs1,vs2,31); +} + + +vuint32m1_t test___riscv_vnmsub_vv_u32m1_tumu(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m1_tumu(mask,vd,vs1,vs2,31); +} + + +vuint32m2_t test___riscv_vnmsub_vv_u32m2_tumu(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m2_tumu(mask,vd,vs1,vs2,31); +} + + +vuint32m4_t test___riscv_vnmsub_vv_u32m4_tumu(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m4_tumu(mask,vd,vs1,vs2,31); +} + + +vuint32m8_t test___riscv_vnmsub_vv_u32m8_tumu(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m8_tumu(mask,vd,vs1,vs2,31); +} + + +vuint64m1_t test___riscv_vnmsub_vv_u64m1_tumu(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m1_tumu(mask,vd,vs1,vs2,31); +} + + +vuint64m2_t test___riscv_vnmsub_vv_u64m2_tumu(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m2_tumu(mask,vd,vs1,vs2,31); +} + + +vuint64m4_t test___riscv_vnmsub_vv_u64m4_tumu(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m4_tumu(mask,vd,vs1,vs2,31); +} + + +vuint64m8_t test___riscv_vnmsub_vv_u64m8_tumu(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m8_tumu(mask,vd,vs1,vs2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tumu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tumu-3.c new file mode 100644 index 00000000000..9927eb01690 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsub_vv_tumu-3.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsub_vv_i8mf8_tumu(vbool64_t mask,vint8mf8_t vd,vint8mf8_t vs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf8_tumu(mask,vd,vs1,vs2,32); +} + + +vint8mf4_t test___riscv_vnmsub_vv_i8mf4_tumu(vbool32_t mask,vint8mf4_t vd,vint8mf4_t vs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf4_tumu(mask,vd,vs1,vs2,32); +} + + +vint8mf2_t test___riscv_vnmsub_vv_i8mf2_tumu(vbool16_t mask,vint8mf2_t vd,vint8mf2_t vs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8mf2_tumu(mask,vd,vs1,vs2,32); +} + + +vint8m1_t test___riscv_vnmsub_vv_i8m1_tumu(vbool8_t mask,vint8m1_t vd,vint8m1_t vs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m1_tumu(mask,vd,vs1,vs2,32); +} + + +vint8m2_t test___riscv_vnmsub_vv_i8m2_tumu(vbool4_t mask,vint8m2_t vd,vint8m2_t vs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m2_tumu(mask,vd,vs1,vs2,32); +} + + +vint8m4_t test___riscv_vnmsub_vv_i8m4_tumu(vbool2_t mask,vint8m4_t vd,vint8m4_t vs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m4_tumu(mask,vd,vs1,vs2,32); +} + + +vint8m8_t test___riscv_vnmsub_vv_i8m8_tumu(vbool1_t mask,vint8m8_t vd,vint8m8_t vs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i8m8_tumu(mask,vd,vs1,vs2,32); +} + + +vint16mf4_t test___riscv_vnmsub_vv_i16mf4_tumu(vbool64_t mask,vint16mf4_t vd,vint16mf4_t vs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf4_tumu(mask,vd,vs1,vs2,32); +} + + +vint16mf2_t test___riscv_vnmsub_vv_i16mf2_tumu(vbool32_t mask,vint16mf2_t vd,vint16mf2_t vs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16mf2_tumu(mask,vd,vs1,vs2,32); +} + + +vint16m1_t test___riscv_vnmsub_vv_i16m1_tumu(vbool16_t mask,vint16m1_t vd,vint16m1_t vs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m1_tumu(mask,vd,vs1,vs2,32); +} + + +vint16m2_t test___riscv_vnmsub_vv_i16m2_tumu(vbool8_t mask,vint16m2_t vd,vint16m2_t vs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m2_tumu(mask,vd,vs1,vs2,32); +} + + +vint16m4_t test___riscv_vnmsub_vv_i16m4_tumu(vbool4_t mask,vint16m4_t vd,vint16m4_t vs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m4_tumu(mask,vd,vs1,vs2,32); +} + + +vint16m8_t test___riscv_vnmsub_vv_i16m8_tumu(vbool2_t mask,vint16m8_t vd,vint16m8_t vs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i16m8_tumu(mask,vd,vs1,vs2,32); +} + + +vint32mf2_t test___riscv_vnmsub_vv_i32mf2_tumu(vbool64_t mask,vint32mf2_t vd,vint32mf2_t vs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32mf2_tumu(mask,vd,vs1,vs2,32); +} + + +vint32m1_t test___riscv_vnmsub_vv_i32m1_tumu(vbool32_t mask,vint32m1_t vd,vint32m1_t vs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m1_tumu(mask,vd,vs1,vs2,32); +} + + +vint32m2_t test___riscv_vnmsub_vv_i32m2_tumu(vbool16_t mask,vint32m2_t vd,vint32m2_t vs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m2_tumu(mask,vd,vs1,vs2,32); +} + + +vint32m4_t test___riscv_vnmsub_vv_i32m4_tumu(vbool8_t mask,vint32m4_t vd,vint32m4_t vs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m4_tumu(mask,vd,vs1,vs2,32); +} + + +vint32m8_t test___riscv_vnmsub_vv_i32m8_tumu(vbool4_t mask,vint32m8_t vd,vint32m8_t vs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i32m8_tumu(mask,vd,vs1,vs2,32); +} + + +vint64m1_t test___riscv_vnmsub_vv_i64m1_tumu(vbool64_t mask,vint64m1_t vd,vint64m1_t vs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m1_tumu(mask,vd,vs1,vs2,32); +} + + +vint64m2_t test___riscv_vnmsub_vv_i64m2_tumu(vbool32_t mask,vint64m2_t vd,vint64m2_t vs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m2_tumu(mask,vd,vs1,vs2,32); +} + + +vint64m4_t test___riscv_vnmsub_vv_i64m4_tumu(vbool16_t mask,vint64m4_t vd,vint64m4_t vs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m4_tumu(mask,vd,vs1,vs2,32); +} + + +vint64m8_t test___riscv_vnmsub_vv_i64m8_tumu(vbool8_t mask,vint64m8_t vd,vint64m8_t vs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_i64m8_tumu(mask,vd,vs1,vs2,32); +} + + +vuint8mf8_t test___riscv_vnmsub_vv_u8mf8_tumu(vbool64_t mask,vuint8mf8_t vd,vuint8mf8_t vs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf8_tumu(mask,vd,vs1,vs2,32); +} + + +vuint8mf4_t test___riscv_vnmsub_vv_u8mf4_tumu(vbool32_t mask,vuint8mf4_t vd,vuint8mf4_t vs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf4_tumu(mask,vd,vs1,vs2,32); +} + + +vuint8mf2_t test___riscv_vnmsub_vv_u8mf2_tumu(vbool16_t mask,vuint8mf2_t vd,vuint8mf2_t vs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8mf2_tumu(mask,vd,vs1,vs2,32); +} + + +vuint8m1_t test___riscv_vnmsub_vv_u8m1_tumu(vbool8_t mask,vuint8m1_t vd,vuint8m1_t vs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m1_tumu(mask,vd,vs1,vs2,32); +} + + +vuint8m2_t test___riscv_vnmsub_vv_u8m2_tumu(vbool4_t mask,vuint8m2_t vd,vuint8m2_t vs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m2_tumu(mask,vd,vs1,vs2,32); +} + + +vuint8m4_t test___riscv_vnmsub_vv_u8m4_tumu(vbool2_t mask,vuint8m4_t vd,vuint8m4_t vs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m4_tumu(mask,vd,vs1,vs2,32); +} + + +vuint8m8_t test___riscv_vnmsub_vv_u8m8_tumu(vbool1_t mask,vuint8m8_t vd,vuint8m8_t vs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u8m8_tumu(mask,vd,vs1,vs2,32); +} + + +vuint16mf4_t test___riscv_vnmsub_vv_u16mf4_tumu(vbool64_t mask,vuint16mf4_t vd,vuint16mf4_t vs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf4_tumu(mask,vd,vs1,vs2,32); +} + + +vuint16mf2_t test___riscv_vnmsub_vv_u16mf2_tumu(vbool32_t mask,vuint16mf2_t vd,vuint16mf2_t vs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16mf2_tumu(mask,vd,vs1,vs2,32); +} + + +vuint16m1_t test___riscv_vnmsub_vv_u16m1_tumu(vbool16_t mask,vuint16m1_t vd,vuint16m1_t vs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m1_tumu(mask,vd,vs1,vs2,32); +} + + +vuint16m2_t test___riscv_vnmsub_vv_u16m2_tumu(vbool8_t mask,vuint16m2_t vd,vuint16m2_t vs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m2_tumu(mask,vd,vs1,vs2,32); +} + + +vuint16m4_t test___riscv_vnmsub_vv_u16m4_tumu(vbool4_t mask,vuint16m4_t vd,vuint16m4_t vs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m4_tumu(mask,vd,vs1,vs2,32); +} + + +vuint16m8_t test___riscv_vnmsub_vv_u16m8_tumu(vbool2_t mask,vuint16m8_t vd,vuint16m8_t vs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u16m8_tumu(mask,vd,vs1,vs2,32); +} + + +vuint32mf2_t test___riscv_vnmsub_vv_u32mf2_tumu(vbool64_t mask,vuint32mf2_t vd,vuint32mf2_t vs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32mf2_tumu(mask,vd,vs1,vs2,32); +} + + +vuint32m1_t test___riscv_vnmsub_vv_u32m1_tumu(vbool32_t mask,vuint32m1_t vd,vuint32m1_t vs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m1_tumu(mask,vd,vs1,vs2,32); +} + + +vuint32m2_t test___riscv_vnmsub_vv_u32m2_tumu(vbool16_t mask,vuint32m2_t vd,vuint32m2_t vs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m2_tumu(mask,vd,vs1,vs2,32); +} + + +vuint32m4_t test___riscv_vnmsub_vv_u32m4_tumu(vbool8_t mask,vuint32m4_t vd,vuint32m4_t vs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m4_tumu(mask,vd,vs1,vs2,32); +} + + +vuint32m8_t test___riscv_vnmsub_vv_u32m8_tumu(vbool4_t mask,vuint32m8_t vd,vuint32m8_t vs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u32m8_tumu(mask,vd,vs1,vs2,32); +} + + +vuint64m1_t test___riscv_vnmsub_vv_u64m1_tumu(vbool64_t mask,vuint64m1_t vd,vuint64m1_t vs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m1_tumu(mask,vd,vs1,vs2,32); +} + + +vuint64m2_t test___riscv_vnmsub_vv_u64m2_tumu(vbool32_t mask,vuint64m2_t vd,vuint64m2_t vs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m2_tumu(mask,vd,vs1,vs2,32); +} + + +vuint64m4_t test___riscv_vnmsub_vv_u64m4_tumu(vbool16_t mask,vuint64m4_t vd,vuint64m4_t vs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m4_tumu(mask,vd,vs1,vs2,32); +} + + +vuint64m8_t test___riscv_vnmsub_vv_u64m8_tumu(vbool8_t mask,vuint64m8_t vd,vuint64m8_t vs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsub_vv_u64m8_tumu(mask,vd,vs1,vs2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */