From patchwork Mon Feb 6 13:00:45 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "juzhe.zhong@rivai.ai" X-Patchwork-Id: 53221 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp2219972wrn; Mon, 6 Feb 2023 05:01:39 -0800 (PST) X-Google-Smtp-Source: AK7set+mD00ptaNl19W6DFP77ydWxUw+Dg0wpzkuTLGYpVKf7+7SQiFaAZ4oRQgNq7xx89ZER391 X-Received: by 2002:a17:906:ccce:b0:872:ec40:65e9 with SMTP id ot14-20020a170906ccce00b00872ec4065e9mr21374568ejb.18.1675688499132; Mon, 06 Feb 2023 05:01:39 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1675688499; cv=none; d=google.com; s=arc-20160816; b=EIg4GuiLhH5Z1yEX+yop0hRGmbxTfuFHtPurvfNpThGtw/cUBSmKShFFj1AJYrL3JJ Px8IWyomFh8wnb0go2NbWLjfHVCYYwoPRQ9Gg/mz+p9XNuw0WVazXQTvnm34+c1TYUMu N+65ez4kFRvsjKf063gEzO57bNKx6OngRwrXsO4Xw/KlHtSH0vz6lD45+6yYF1v3s6xC s+DyEE9CfgV8ZclI0xnSAY1ugiSrGghEY+LC0JmH7zU/8pfvgA024VuPwcuKqwCrQcp7 1tUp4l/K5TBTfZQzcgDHUNzVFRbotE+XSvhREW7HAAukoLgKi+SWAtn8Li7zznIg68GV NntQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:feedback-id :content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dmarc-filter:delivered-to; bh=XiDbAP88DRSenjH1+AQmttQ3CoIaAZ0c08EXbZa+9EM=; b=bV07kCqd3Mn4Zbz3d9261XKZidxnPtJntm7pyYjd2YMuQzqM3Dp07vdBgQT47V9njY KrNwDYJKiWUIe+ZJ5p/+XxD9XKmgmMGsRIC9pRKj3pQdABHWy4YJZGIy1LDduMLf8Ow+ +gisPheYFfm2shFFt/uffb6rBPCQZv5BOWCdWwzsTuIEvRXCGqUdmxihPRp0RvXIE1C4 Ir+420bExU3dfVUi4T/YoUcabw6dBZPCn/Zz7tKk0wBdgsP6ko/mE8tlWx42bDFCYlf2 4sqOEbILY1PG5hVfuy3mErjD+cNEW13JfUlfsq9/Dx66yPjZ6To4TTPyWMVYWgVeSAgW RmTw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from sourceware.org (ip-8-43-85-97.sourceware.org. [8.43.85.97]) by mx.google.com with ESMTPS id c15-20020a17090620cf00b0088ba2cea06asi16872009ejc.774.2023.02.06.05.01.38 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 06 Feb 2023 05:01:39 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) client-ip=8.43.85.97; Authentication-Results: mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id D90F63858280 for ; Mon, 6 Feb 2023 13:01:23 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from smtpbgau1.qq.com (smtpbgau1.qq.com [54.206.16.166]) by sourceware.org (Postfix) with ESMTPS id 4EEF53858C83 for ; Mon, 6 Feb 2023 13:00:52 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 4EEF53858C83 Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=rivai.ai Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=rivai.ai X-QQ-mid: bizesmtp73t1675688447txqhj7f3 Received: from server1.localdomain ( [58.60.1.22]) by bizesmtp.qq.com (ESMTP) with id ; Mon, 06 Feb 2023 21:00:46 +0800 (CST) X-QQ-SSF: 01400000000000E0L000000A0000000 X-QQ-FEAT: 1aHTM9ylpVyE9RnLcWq9wIce2X4HFfya4zHJ+VLQreSJG597eEmTanKOeXKrD XRwwm5sGFH5GkXSVtNMqrjkfw40SoMrLCw6KjCoUn0G7zO8eAhb7YvGoeL0JfBBSkaTpAM6 mhyIWpR0bEK3JGbTOxsVJxT0uHSSXjzksgN2ua0qTALJu7t4I5LoGCd8mjVs4UNVXYxfJGe BfsdAak2JZojVlj3IY81BxnhaCwBq8aAWU5w52/C7Ql9NfqYPYMd5goDa3aOCxet4nAVk9Y zyj+Fq1gQ3MloARoAoBAUWcwgc6Nt9LefsnoomilyQa9b5PSoLcv/pI9mFL6BSmFOTmF819 0sWJrjYU75od0dIVSpTIspCbLHebhPgPPn1es+bbvaoEhPtpuy6cp4wX+fu7ftSeTYB0mje X-QQ-GoodBg: 2 From: juzhe.zhong@rivai.ai To: gcc-patches@gcc.gnu.org Cc: kito.cheng@gmail.com, Ju-Zhe Zhong Subject: [PATCH] RISC-V: Add vmulhsu.vv C++ API tests Date: Mon, 6 Feb 2023 21:00:45 +0800 Message-Id: <20230206130045.92105-1-juzhe.zhong@rivai.ai> X-Mailer: git-send-email 2.36.1 MIME-Version: 1.0 X-QQ-SENDSIZE: 520 Feedback-ID: bizesmtp:rivai.ai:qybglogicsvr:qybglogicsvr7 X-Spam-Status: No, score=-10.9 required=5.0 tests=BAYES_00, GIT_PATCH_0, KAM_DMARC_STATUS, RCVD_IN_BARRACUDACENTRAL, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org Sender: "Gcc-patches" X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1757086743564119714?= X-GMAIL-MSGID: =?utf-8?q?1757086743564119714?= From: Ju-Zhe Zhong gcc/testsuite/ChangeLog: * g++.target/riscv/rvv/base/vmulhsu_vv-1.C: New test. * g++.target/riscv/rvv/base/vmulhsu_vv-2.C: New test. * g++.target/riscv/rvv/base/vmulhsu_vv-3.C: New test. * g++.target/riscv/rvv/base/vmulhsu_vv_mu-1.C: New test. * g++.target/riscv/rvv/base/vmulhsu_vv_mu-2.C: New test. * g++.target/riscv/rvv/base/vmulhsu_vv_mu-3.C: New test. * g++.target/riscv/rvv/base/vmulhsu_vv_tu-1.C: New test. * g++.target/riscv/rvv/base/vmulhsu_vv_tu-2.C: New test. * g++.target/riscv/rvv/base/vmulhsu_vv_tu-3.C: New test. * g++.target/riscv/rvv/base/vmulhsu_vv_tum-1.C: New test. * g++.target/riscv/rvv/base/vmulhsu_vv_tum-2.C: New test. * g++.target/riscv/rvv/base/vmulhsu_vv_tum-3.C: New test. * g++.target/riscv/rvv/base/vmulhsu_vv_tumu-1.C: New test. * g++.target/riscv/rvv/base/vmulhsu_vv_tumu-2.C: New test. * g++.target/riscv/rvv/base/vmulhsu_vv_tumu-3.C: New test. --- .../g++.target/riscv/rvv/base/vmulhsu_vv-1.C | 314 ++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vv-2.C | 314 ++++++++++++++++++ .../g++.target/riscv/rvv/base/vmulhsu_vv-3.C | 314 ++++++++++++++++++ .../riscv/rvv/base/vmulhsu_vv_mu-1.C | 160 +++++++++ .../riscv/rvv/base/vmulhsu_vv_mu-2.C | 160 +++++++++ .../riscv/rvv/base/vmulhsu_vv_mu-3.C | 160 +++++++++ .../riscv/rvv/base/vmulhsu_vv_tu-1.C | 160 +++++++++ .../riscv/rvv/base/vmulhsu_vv_tu-2.C | 160 +++++++++ .../riscv/rvv/base/vmulhsu_vv_tu-3.C | 160 +++++++++ .../riscv/rvv/base/vmulhsu_vv_tum-1.C | 160 +++++++++ .../riscv/rvv/base/vmulhsu_vv_tum-2.C | 160 +++++++++ .../riscv/rvv/base/vmulhsu_vv_tum-3.C | 160 +++++++++ .../riscv/rvv/base/vmulhsu_vv_tumu-1.C | 160 +++++++++ .../riscv/rvv/base/vmulhsu_vv_tumu-2.C | 160 +++++++++ .../riscv/rvv/base/vmulhsu_vv_tumu-3.C | 160 +++++++++ 15 files changed, 2862 insertions(+) create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tumu-3.C diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv-1.C new file mode 100644 index 00000000000..7ba9ab0642a --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv-1.C @@ -0,0 +1,314 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmulhsu(vint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint8mf4_t test___riscv_vmulhsu(vint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint8mf2_t test___riscv_vmulhsu(vint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint8m1_t test___riscv_vmulhsu(vint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint8m2_t test___riscv_vmulhsu(vint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint8m4_t test___riscv_vmulhsu(vint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint8m8_t test___riscv_vmulhsu(vint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint16mf4_t test___riscv_vmulhsu(vint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint16mf2_t test___riscv_vmulhsu(vint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint16m1_t test___riscv_vmulhsu(vint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint16m2_t test___riscv_vmulhsu(vint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint16m4_t test___riscv_vmulhsu(vint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint16m8_t test___riscv_vmulhsu(vint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint32mf2_t test___riscv_vmulhsu(vint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint32m1_t test___riscv_vmulhsu(vint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint32m2_t test___riscv_vmulhsu(vint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint32m4_t test___riscv_vmulhsu(vint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint32m8_t test___riscv_vmulhsu(vint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint64m1_t test___riscv_vmulhsu(vint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint64m2_t test___riscv_vmulhsu(vint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint64m4_t test___riscv_vmulhsu(vint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint64m8_t test___riscv_vmulhsu(vint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,vl); +} + + +vint8mf8_t test___riscv_vmulhsu(vbool64_t mask,vint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint8mf4_t test___riscv_vmulhsu(vbool32_t mask,vint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint8mf2_t test___riscv_vmulhsu(vbool16_t mask,vint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint8m1_t test___riscv_vmulhsu(vbool8_t mask,vint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint8m2_t test___riscv_vmulhsu(vbool4_t mask,vint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint8m4_t test___riscv_vmulhsu(vbool2_t mask,vint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint8m8_t test___riscv_vmulhsu(vbool1_t mask,vint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint16mf4_t test___riscv_vmulhsu(vbool64_t mask,vint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint16mf2_t test___riscv_vmulhsu(vbool32_t mask,vint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint16m1_t test___riscv_vmulhsu(vbool16_t mask,vint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint16m2_t test___riscv_vmulhsu(vbool8_t mask,vint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint16m4_t test___riscv_vmulhsu(vbool4_t mask,vint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint16m8_t test___riscv_vmulhsu(vbool2_t mask,vint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint32mf2_t test___riscv_vmulhsu(vbool64_t mask,vint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint32m1_t test___riscv_vmulhsu(vbool32_t mask,vint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint32m2_t test___riscv_vmulhsu(vbool16_t mask,vint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint32m4_t test___riscv_vmulhsu(vbool8_t mask,vint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint32m8_t test___riscv_vmulhsu(vbool4_t mask,vint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint64m1_t test___riscv_vmulhsu(vbool64_t mask,vint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint64m2_t test___riscv_vmulhsu(vbool32_t mask,vint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint64m4_t test___riscv_vmulhsu(vbool16_t mask,vint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + +vint64m8_t test___riscv_vmulhsu(vbool8_t mask,vint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv-2.C new file mode 100644 index 00000000000..09499dd6617 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv-2.C @@ -0,0 +1,314 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmulhsu(vint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint8mf4_t test___riscv_vmulhsu(vint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint8mf2_t test___riscv_vmulhsu(vint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint8m1_t test___riscv_vmulhsu(vint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint8m2_t test___riscv_vmulhsu(vint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint8m4_t test___riscv_vmulhsu(vint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint8m8_t test___riscv_vmulhsu(vint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint16mf4_t test___riscv_vmulhsu(vint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint16mf2_t test___riscv_vmulhsu(vint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint16m1_t test___riscv_vmulhsu(vint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint16m2_t test___riscv_vmulhsu(vint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint16m4_t test___riscv_vmulhsu(vint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint16m8_t test___riscv_vmulhsu(vint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint32mf2_t test___riscv_vmulhsu(vint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint32m1_t test___riscv_vmulhsu(vint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint32m2_t test___riscv_vmulhsu(vint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint32m4_t test___riscv_vmulhsu(vint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint32m8_t test___riscv_vmulhsu(vint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint64m1_t test___riscv_vmulhsu(vint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint64m2_t test___riscv_vmulhsu(vint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint64m4_t test___riscv_vmulhsu(vint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint64m8_t test___riscv_vmulhsu(vint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,31); +} + + +vint8mf8_t test___riscv_vmulhsu(vbool64_t mask,vint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint8mf4_t test___riscv_vmulhsu(vbool32_t mask,vint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint8mf2_t test___riscv_vmulhsu(vbool16_t mask,vint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint8m1_t test___riscv_vmulhsu(vbool8_t mask,vint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint8m2_t test___riscv_vmulhsu(vbool4_t mask,vint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint8m4_t test___riscv_vmulhsu(vbool2_t mask,vint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint8m8_t test___riscv_vmulhsu(vbool1_t mask,vint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint16mf4_t test___riscv_vmulhsu(vbool64_t mask,vint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint16mf2_t test___riscv_vmulhsu(vbool32_t mask,vint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint16m1_t test___riscv_vmulhsu(vbool16_t mask,vint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint16m2_t test___riscv_vmulhsu(vbool8_t mask,vint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint16m4_t test___riscv_vmulhsu(vbool4_t mask,vint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint16m8_t test___riscv_vmulhsu(vbool2_t mask,vint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint32mf2_t test___riscv_vmulhsu(vbool64_t mask,vint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint32m1_t test___riscv_vmulhsu(vbool32_t mask,vint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint32m2_t test___riscv_vmulhsu(vbool16_t mask,vint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint32m4_t test___riscv_vmulhsu(vbool8_t mask,vint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint32m8_t test___riscv_vmulhsu(vbool4_t mask,vint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint64m1_t test___riscv_vmulhsu(vbool64_t mask,vint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint64m2_t test___riscv_vmulhsu(vbool32_t mask,vint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint64m4_t test___riscv_vmulhsu(vbool16_t mask,vint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + +vint64m8_t test___riscv_vmulhsu(vbool8_t mask,vint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv-3.C new file mode 100644 index 00000000000..ec4bec76dd3 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv-3.C @@ -0,0 +1,314 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmulhsu(vint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint8mf4_t test___riscv_vmulhsu(vint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint8mf2_t test___riscv_vmulhsu(vint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint8m1_t test___riscv_vmulhsu(vint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint8m2_t test___riscv_vmulhsu(vint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint8m4_t test___riscv_vmulhsu(vint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint8m8_t test___riscv_vmulhsu(vint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint16mf4_t test___riscv_vmulhsu(vint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint16mf2_t test___riscv_vmulhsu(vint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint16m1_t test___riscv_vmulhsu(vint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint16m2_t test___riscv_vmulhsu(vint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint16m4_t test___riscv_vmulhsu(vint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint16m8_t test___riscv_vmulhsu(vint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint32mf2_t test___riscv_vmulhsu(vint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint32m1_t test___riscv_vmulhsu(vint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint32m2_t test___riscv_vmulhsu(vint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint32m4_t test___riscv_vmulhsu(vint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint32m8_t test___riscv_vmulhsu(vint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint64m1_t test___riscv_vmulhsu(vint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint64m2_t test___riscv_vmulhsu(vint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint64m4_t test___riscv_vmulhsu(vint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint64m8_t test___riscv_vmulhsu(vint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(op1,op2,32); +} + + +vint8mf8_t test___riscv_vmulhsu(vbool64_t mask,vint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint8mf4_t test___riscv_vmulhsu(vbool32_t mask,vint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint8mf2_t test___riscv_vmulhsu(vbool16_t mask,vint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint8m1_t test___riscv_vmulhsu(vbool8_t mask,vint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint8m2_t test___riscv_vmulhsu(vbool4_t mask,vint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint8m4_t test___riscv_vmulhsu(vbool2_t mask,vint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint8m8_t test___riscv_vmulhsu(vbool1_t mask,vint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint16mf4_t test___riscv_vmulhsu(vbool64_t mask,vint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint16mf2_t test___riscv_vmulhsu(vbool32_t mask,vint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint16m1_t test___riscv_vmulhsu(vbool16_t mask,vint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint16m2_t test___riscv_vmulhsu(vbool8_t mask,vint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint16m4_t test___riscv_vmulhsu(vbool4_t mask,vint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint16m8_t test___riscv_vmulhsu(vbool2_t mask,vint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint32mf2_t test___riscv_vmulhsu(vbool64_t mask,vint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint32m1_t test___riscv_vmulhsu(vbool32_t mask,vint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint32m2_t test___riscv_vmulhsu(vbool16_t mask,vint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint32m4_t test___riscv_vmulhsu(vbool8_t mask,vint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint32m8_t test___riscv_vmulhsu(vbool4_t mask,vint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint64m1_t test___riscv_vmulhsu(vbool64_t mask,vint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint64m2_t test___riscv_vmulhsu(vbool32_t mask,vint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint64m4_t test___riscv_vmulhsu(vbool16_t mask,vint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + +vint64m8_t test___riscv_vmulhsu(vbool8_t mask,vint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmulhsu(mask,op1,op2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_mu-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_mu-1.C new file mode 100644 index 00000000000..b3dd3c51102 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_mu-1.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmulhsu_mu(vbool64_t mask,vint8mf8_t merge,vint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint8mf4_t test___riscv_vmulhsu_mu(vbool32_t mask,vint8mf4_t merge,vint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint8mf2_t test___riscv_vmulhsu_mu(vbool16_t mask,vint8mf2_t merge,vint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint8m1_t test___riscv_vmulhsu_mu(vbool8_t mask,vint8m1_t merge,vint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint8m2_t test___riscv_vmulhsu_mu(vbool4_t mask,vint8m2_t merge,vint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint8m4_t test___riscv_vmulhsu_mu(vbool2_t mask,vint8m4_t merge,vint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint8m8_t test___riscv_vmulhsu_mu(vbool1_t mask,vint8m8_t merge,vint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint16mf4_t test___riscv_vmulhsu_mu(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint16mf2_t test___riscv_vmulhsu_mu(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint16m1_t test___riscv_vmulhsu_mu(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint16m2_t test___riscv_vmulhsu_mu(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint16m4_t test___riscv_vmulhsu_mu(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint16m8_t test___riscv_vmulhsu_mu(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint32mf2_t test___riscv_vmulhsu_mu(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint32m1_t test___riscv_vmulhsu_mu(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint32m2_t test___riscv_vmulhsu_mu(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint32m4_t test___riscv_vmulhsu_mu(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint32m8_t test___riscv_vmulhsu_mu(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint64m1_t test___riscv_vmulhsu_mu(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint64m2_t test___riscv_vmulhsu_mu(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint64m4_t test___riscv_vmulhsu_mu(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + +vint64m8_t test___riscv_vmulhsu_mu(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_mu-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_mu-2.C new file mode 100644 index 00000000000..17849ee2f7b --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_mu-2.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmulhsu_mu(vbool64_t mask,vint8mf8_t merge,vint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint8mf4_t test___riscv_vmulhsu_mu(vbool32_t mask,vint8mf4_t merge,vint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint8mf2_t test___riscv_vmulhsu_mu(vbool16_t mask,vint8mf2_t merge,vint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint8m1_t test___riscv_vmulhsu_mu(vbool8_t mask,vint8m1_t merge,vint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint8m2_t test___riscv_vmulhsu_mu(vbool4_t mask,vint8m2_t merge,vint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint8m4_t test___riscv_vmulhsu_mu(vbool2_t mask,vint8m4_t merge,vint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint8m8_t test___riscv_vmulhsu_mu(vbool1_t mask,vint8m8_t merge,vint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint16mf4_t test___riscv_vmulhsu_mu(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint16mf2_t test___riscv_vmulhsu_mu(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint16m1_t test___riscv_vmulhsu_mu(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint16m2_t test___riscv_vmulhsu_mu(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint16m4_t test___riscv_vmulhsu_mu(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint16m8_t test___riscv_vmulhsu_mu(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint32mf2_t test___riscv_vmulhsu_mu(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint32m1_t test___riscv_vmulhsu_mu(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint32m2_t test___riscv_vmulhsu_mu(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint32m4_t test___riscv_vmulhsu_mu(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint32m8_t test___riscv_vmulhsu_mu(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint64m1_t test___riscv_vmulhsu_mu(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint64m2_t test___riscv_vmulhsu_mu(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint64m4_t test___riscv_vmulhsu_mu(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + +vint64m8_t test___riscv_vmulhsu_mu(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_mu-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_mu-3.C new file mode 100644 index 00000000000..7b7200abec9 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_mu-3.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmulhsu_mu(vbool64_t mask,vint8mf8_t merge,vint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint8mf4_t test___riscv_vmulhsu_mu(vbool32_t mask,vint8mf4_t merge,vint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint8mf2_t test___riscv_vmulhsu_mu(vbool16_t mask,vint8mf2_t merge,vint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint8m1_t test___riscv_vmulhsu_mu(vbool8_t mask,vint8m1_t merge,vint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint8m2_t test___riscv_vmulhsu_mu(vbool4_t mask,vint8m2_t merge,vint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint8m4_t test___riscv_vmulhsu_mu(vbool2_t mask,vint8m4_t merge,vint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint8m8_t test___riscv_vmulhsu_mu(vbool1_t mask,vint8m8_t merge,vint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint16mf4_t test___riscv_vmulhsu_mu(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint16mf2_t test___riscv_vmulhsu_mu(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint16m1_t test___riscv_vmulhsu_mu(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint16m2_t test___riscv_vmulhsu_mu(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint16m4_t test___riscv_vmulhsu_mu(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint16m8_t test___riscv_vmulhsu_mu(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint32mf2_t test___riscv_vmulhsu_mu(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint32m1_t test___riscv_vmulhsu_mu(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint32m2_t test___riscv_vmulhsu_mu(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint32m4_t test___riscv_vmulhsu_mu(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint32m8_t test___riscv_vmulhsu_mu(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint64m1_t test___riscv_vmulhsu_mu(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint64m2_t test___riscv_vmulhsu_mu(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint64m4_t test___riscv_vmulhsu_mu(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + +vint64m8_t test___riscv_vmulhsu_mu(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_mu(mask,merge,op1,op2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tu-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tu-1.C new file mode 100644 index 00000000000..4220c3723b4 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tu-1.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmulhsu_tu(vint8mf8_t merge,vint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint8mf4_t test___riscv_vmulhsu_tu(vint8mf4_t merge,vint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint8mf2_t test___riscv_vmulhsu_tu(vint8mf2_t merge,vint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint8m1_t test___riscv_vmulhsu_tu(vint8m1_t merge,vint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint8m2_t test___riscv_vmulhsu_tu(vint8m2_t merge,vint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint8m4_t test___riscv_vmulhsu_tu(vint8m4_t merge,vint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint8m8_t test___riscv_vmulhsu_tu(vint8m8_t merge,vint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint16mf4_t test___riscv_vmulhsu_tu(vint16mf4_t merge,vint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint16mf2_t test___riscv_vmulhsu_tu(vint16mf2_t merge,vint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint16m1_t test___riscv_vmulhsu_tu(vint16m1_t merge,vint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint16m2_t test___riscv_vmulhsu_tu(vint16m2_t merge,vint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint16m4_t test___riscv_vmulhsu_tu(vint16m4_t merge,vint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint16m8_t test___riscv_vmulhsu_tu(vint16m8_t merge,vint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint32mf2_t test___riscv_vmulhsu_tu(vint32mf2_t merge,vint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint32m1_t test___riscv_vmulhsu_tu(vint32m1_t merge,vint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint32m2_t test___riscv_vmulhsu_tu(vint32m2_t merge,vint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint32m4_t test___riscv_vmulhsu_tu(vint32m4_t merge,vint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint32m8_t test___riscv_vmulhsu_tu(vint32m8_t merge,vint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint64m1_t test___riscv_vmulhsu_tu(vint64m1_t merge,vint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint64m2_t test___riscv_vmulhsu_tu(vint64m2_t merge,vint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint64m4_t test___riscv_vmulhsu_tu(vint64m4_t merge,vint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + +vint64m8_t test___riscv_vmulhsu_tu(vint64m8_t merge,vint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tu-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tu-2.C new file mode 100644 index 00000000000..814b61c4e6e --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tu-2.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmulhsu_tu(vint8mf8_t merge,vint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint8mf4_t test___riscv_vmulhsu_tu(vint8mf4_t merge,vint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint8mf2_t test___riscv_vmulhsu_tu(vint8mf2_t merge,vint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint8m1_t test___riscv_vmulhsu_tu(vint8m1_t merge,vint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint8m2_t test___riscv_vmulhsu_tu(vint8m2_t merge,vint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint8m4_t test___riscv_vmulhsu_tu(vint8m4_t merge,vint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint8m8_t test___riscv_vmulhsu_tu(vint8m8_t merge,vint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint16mf4_t test___riscv_vmulhsu_tu(vint16mf4_t merge,vint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint16mf2_t test___riscv_vmulhsu_tu(vint16mf2_t merge,vint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint16m1_t test___riscv_vmulhsu_tu(vint16m1_t merge,vint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint16m2_t test___riscv_vmulhsu_tu(vint16m2_t merge,vint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint16m4_t test___riscv_vmulhsu_tu(vint16m4_t merge,vint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint16m8_t test___riscv_vmulhsu_tu(vint16m8_t merge,vint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint32mf2_t test___riscv_vmulhsu_tu(vint32mf2_t merge,vint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint32m1_t test___riscv_vmulhsu_tu(vint32m1_t merge,vint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint32m2_t test___riscv_vmulhsu_tu(vint32m2_t merge,vint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint32m4_t test___riscv_vmulhsu_tu(vint32m4_t merge,vint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint32m8_t test___riscv_vmulhsu_tu(vint32m8_t merge,vint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint64m1_t test___riscv_vmulhsu_tu(vint64m1_t merge,vint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint64m2_t test___riscv_vmulhsu_tu(vint64m2_t merge,vint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint64m4_t test___riscv_vmulhsu_tu(vint64m4_t merge,vint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + +vint64m8_t test___riscv_vmulhsu_tu(vint64m8_t merge,vint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tu-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tu-3.C new file mode 100644 index 00000000000..7662c94a9de --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tu-3.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmulhsu_tu(vint8mf8_t merge,vint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint8mf4_t test___riscv_vmulhsu_tu(vint8mf4_t merge,vint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint8mf2_t test___riscv_vmulhsu_tu(vint8mf2_t merge,vint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint8m1_t test___riscv_vmulhsu_tu(vint8m1_t merge,vint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint8m2_t test___riscv_vmulhsu_tu(vint8m2_t merge,vint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint8m4_t test___riscv_vmulhsu_tu(vint8m4_t merge,vint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint8m8_t test___riscv_vmulhsu_tu(vint8m8_t merge,vint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint16mf4_t test___riscv_vmulhsu_tu(vint16mf4_t merge,vint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint16mf2_t test___riscv_vmulhsu_tu(vint16mf2_t merge,vint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint16m1_t test___riscv_vmulhsu_tu(vint16m1_t merge,vint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint16m2_t test___riscv_vmulhsu_tu(vint16m2_t merge,vint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint16m4_t test___riscv_vmulhsu_tu(vint16m4_t merge,vint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint16m8_t test___riscv_vmulhsu_tu(vint16m8_t merge,vint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint32mf2_t test___riscv_vmulhsu_tu(vint32mf2_t merge,vint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint32m1_t test___riscv_vmulhsu_tu(vint32m1_t merge,vint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint32m2_t test___riscv_vmulhsu_tu(vint32m2_t merge,vint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint32m4_t test___riscv_vmulhsu_tu(vint32m4_t merge,vint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint32m8_t test___riscv_vmulhsu_tu(vint32m8_t merge,vint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint64m1_t test___riscv_vmulhsu_tu(vint64m1_t merge,vint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint64m2_t test___riscv_vmulhsu_tu(vint64m2_t merge,vint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint64m4_t test___riscv_vmulhsu_tu(vint64m4_t merge,vint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + +vint64m8_t test___riscv_vmulhsu_tu(vint64m8_t merge,vint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tu(merge,op1,op2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tum-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tum-1.C new file mode 100644 index 00000000000..f66b8e4ea38 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tum-1.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmulhsu_tum(vbool64_t mask,vint8mf8_t merge,vint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint8mf4_t test___riscv_vmulhsu_tum(vbool32_t mask,vint8mf4_t merge,vint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint8mf2_t test___riscv_vmulhsu_tum(vbool16_t mask,vint8mf2_t merge,vint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint8m1_t test___riscv_vmulhsu_tum(vbool8_t mask,vint8m1_t merge,vint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint8m2_t test___riscv_vmulhsu_tum(vbool4_t mask,vint8m2_t merge,vint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint8m4_t test___riscv_vmulhsu_tum(vbool2_t mask,vint8m4_t merge,vint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint8m8_t test___riscv_vmulhsu_tum(vbool1_t mask,vint8m8_t merge,vint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint16mf4_t test___riscv_vmulhsu_tum(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint16mf2_t test___riscv_vmulhsu_tum(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint16m1_t test___riscv_vmulhsu_tum(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint16m2_t test___riscv_vmulhsu_tum(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint16m4_t test___riscv_vmulhsu_tum(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint16m8_t test___riscv_vmulhsu_tum(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint32mf2_t test___riscv_vmulhsu_tum(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint32m1_t test___riscv_vmulhsu_tum(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint32m2_t test___riscv_vmulhsu_tum(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint32m4_t test___riscv_vmulhsu_tum(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint32m8_t test___riscv_vmulhsu_tum(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint64m1_t test___riscv_vmulhsu_tum(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint64m2_t test___riscv_vmulhsu_tum(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint64m4_t test___riscv_vmulhsu_tum(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + +vint64m8_t test___riscv_vmulhsu_tum(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tum-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tum-2.C new file mode 100644 index 00000000000..ca91825c6cd --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tum-2.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmulhsu_tum(vbool64_t mask,vint8mf8_t merge,vint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint8mf4_t test___riscv_vmulhsu_tum(vbool32_t mask,vint8mf4_t merge,vint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint8mf2_t test___riscv_vmulhsu_tum(vbool16_t mask,vint8mf2_t merge,vint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint8m1_t test___riscv_vmulhsu_tum(vbool8_t mask,vint8m1_t merge,vint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint8m2_t test___riscv_vmulhsu_tum(vbool4_t mask,vint8m2_t merge,vint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint8m4_t test___riscv_vmulhsu_tum(vbool2_t mask,vint8m4_t merge,vint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint8m8_t test___riscv_vmulhsu_tum(vbool1_t mask,vint8m8_t merge,vint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint16mf4_t test___riscv_vmulhsu_tum(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint16mf2_t test___riscv_vmulhsu_tum(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint16m1_t test___riscv_vmulhsu_tum(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint16m2_t test___riscv_vmulhsu_tum(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint16m4_t test___riscv_vmulhsu_tum(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint16m8_t test___riscv_vmulhsu_tum(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint32mf2_t test___riscv_vmulhsu_tum(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint32m1_t test___riscv_vmulhsu_tum(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint32m2_t test___riscv_vmulhsu_tum(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint32m4_t test___riscv_vmulhsu_tum(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint32m8_t test___riscv_vmulhsu_tum(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint64m1_t test___riscv_vmulhsu_tum(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint64m2_t test___riscv_vmulhsu_tum(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint64m4_t test___riscv_vmulhsu_tum(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + +vint64m8_t test___riscv_vmulhsu_tum(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tum-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tum-3.C new file mode 100644 index 00000000000..5420852d494 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tum-3.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmulhsu_tum(vbool64_t mask,vint8mf8_t merge,vint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint8mf4_t test___riscv_vmulhsu_tum(vbool32_t mask,vint8mf4_t merge,vint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint8mf2_t test___riscv_vmulhsu_tum(vbool16_t mask,vint8mf2_t merge,vint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint8m1_t test___riscv_vmulhsu_tum(vbool8_t mask,vint8m1_t merge,vint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint8m2_t test___riscv_vmulhsu_tum(vbool4_t mask,vint8m2_t merge,vint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint8m4_t test___riscv_vmulhsu_tum(vbool2_t mask,vint8m4_t merge,vint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint8m8_t test___riscv_vmulhsu_tum(vbool1_t mask,vint8m8_t merge,vint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint16mf4_t test___riscv_vmulhsu_tum(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint16mf2_t test___riscv_vmulhsu_tum(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint16m1_t test___riscv_vmulhsu_tum(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint16m2_t test___riscv_vmulhsu_tum(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint16m4_t test___riscv_vmulhsu_tum(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint16m8_t test___riscv_vmulhsu_tum(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint32mf2_t test___riscv_vmulhsu_tum(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint32m1_t test___riscv_vmulhsu_tum(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint32m2_t test___riscv_vmulhsu_tum(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint32m4_t test___riscv_vmulhsu_tum(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint32m8_t test___riscv_vmulhsu_tum(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint64m1_t test___riscv_vmulhsu_tum(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint64m2_t test___riscv_vmulhsu_tum(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint64m4_t test___riscv_vmulhsu_tum(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + +vint64m8_t test___riscv_vmulhsu_tum(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tum(mask,merge,op1,op2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tumu-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tumu-1.C new file mode 100644 index 00000000000..65eddd5d4e8 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tumu-1.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmulhsu_tumu(vbool64_t mask,vint8mf8_t merge,vint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint8mf4_t test___riscv_vmulhsu_tumu(vbool32_t mask,vint8mf4_t merge,vint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint8mf2_t test___riscv_vmulhsu_tumu(vbool16_t mask,vint8mf2_t merge,vint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint8m1_t test___riscv_vmulhsu_tumu(vbool8_t mask,vint8m1_t merge,vint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint8m2_t test___riscv_vmulhsu_tumu(vbool4_t mask,vint8m2_t merge,vint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint8m4_t test___riscv_vmulhsu_tumu(vbool2_t mask,vint8m4_t merge,vint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint8m8_t test___riscv_vmulhsu_tumu(vbool1_t mask,vint8m8_t merge,vint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint16mf4_t test___riscv_vmulhsu_tumu(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint16mf2_t test___riscv_vmulhsu_tumu(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint16m1_t test___riscv_vmulhsu_tumu(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint16m2_t test___riscv_vmulhsu_tumu(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint16m4_t test___riscv_vmulhsu_tumu(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint16m8_t test___riscv_vmulhsu_tumu(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint32mf2_t test___riscv_vmulhsu_tumu(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint32m1_t test___riscv_vmulhsu_tumu(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint32m2_t test___riscv_vmulhsu_tumu(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint32m4_t test___riscv_vmulhsu_tumu(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint32m8_t test___riscv_vmulhsu_tumu(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint64m1_t test___riscv_vmulhsu_tumu(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint64m2_t test___riscv_vmulhsu_tumu(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint64m4_t test___riscv_vmulhsu_tumu(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + +vint64m8_t test___riscv_vmulhsu_tumu(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tumu-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tumu-2.C new file mode 100644 index 00000000000..4fa9e98d0b6 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tumu-2.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmulhsu_tumu(vbool64_t mask,vint8mf8_t merge,vint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint8mf4_t test___riscv_vmulhsu_tumu(vbool32_t mask,vint8mf4_t merge,vint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint8mf2_t test___riscv_vmulhsu_tumu(vbool16_t mask,vint8mf2_t merge,vint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint8m1_t test___riscv_vmulhsu_tumu(vbool8_t mask,vint8m1_t merge,vint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint8m2_t test___riscv_vmulhsu_tumu(vbool4_t mask,vint8m2_t merge,vint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint8m4_t test___riscv_vmulhsu_tumu(vbool2_t mask,vint8m4_t merge,vint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint8m8_t test___riscv_vmulhsu_tumu(vbool1_t mask,vint8m8_t merge,vint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint16mf4_t test___riscv_vmulhsu_tumu(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint16mf2_t test___riscv_vmulhsu_tumu(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint16m1_t test___riscv_vmulhsu_tumu(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint16m2_t test___riscv_vmulhsu_tumu(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint16m4_t test___riscv_vmulhsu_tumu(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint16m8_t test___riscv_vmulhsu_tumu(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint32mf2_t test___riscv_vmulhsu_tumu(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint32m1_t test___riscv_vmulhsu_tumu(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint32m2_t test___riscv_vmulhsu_tumu(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint32m4_t test___riscv_vmulhsu_tumu(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint32m8_t test___riscv_vmulhsu_tumu(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint64m1_t test___riscv_vmulhsu_tumu(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint64m2_t test___riscv_vmulhsu_tumu(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint64m4_t test___riscv_vmulhsu_tumu(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + +vint64m8_t test___riscv_vmulhsu_tumu(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tumu-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tumu-3.C new file mode 100644 index 00000000000..c05680f5acc --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmulhsu_vv_tumu-3.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmulhsu_tumu(vbool64_t mask,vint8mf8_t merge,vint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint8mf4_t test___riscv_vmulhsu_tumu(vbool32_t mask,vint8mf4_t merge,vint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint8mf2_t test___riscv_vmulhsu_tumu(vbool16_t mask,vint8mf2_t merge,vint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint8m1_t test___riscv_vmulhsu_tumu(vbool8_t mask,vint8m1_t merge,vint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint8m2_t test___riscv_vmulhsu_tumu(vbool4_t mask,vint8m2_t merge,vint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint8m4_t test___riscv_vmulhsu_tumu(vbool2_t mask,vint8m4_t merge,vint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint8m8_t test___riscv_vmulhsu_tumu(vbool1_t mask,vint8m8_t merge,vint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint16mf4_t test___riscv_vmulhsu_tumu(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint16mf2_t test___riscv_vmulhsu_tumu(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint16m1_t test___riscv_vmulhsu_tumu(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint16m2_t test___riscv_vmulhsu_tumu(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint16m4_t test___riscv_vmulhsu_tumu(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint16m8_t test___riscv_vmulhsu_tumu(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint32mf2_t test___riscv_vmulhsu_tumu(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint32m1_t test___riscv_vmulhsu_tumu(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint32m2_t test___riscv_vmulhsu_tumu(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint32m4_t test___riscv_vmulhsu_tumu(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint32m8_t test___riscv_vmulhsu_tumu(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint64m1_t test___riscv_vmulhsu_tumu(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint64m2_t test___riscv_vmulhsu_tumu(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint64m4_t test___riscv_vmulhsu_tumu(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + +vint64m8_t test___riscv_vmulhsu_tumu(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmulhsu_tumu(mask,merge,op1,op2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*mu\s+vmulhsu\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */