From patchwork Wed Dec 21 10:48:56 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Allen-KH Cheng X-Patchwork-Id: 35337 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:e747:0:0:0:0:0 with SMTP id c7csp3456722wrn; Wed, 21 Dec 2022 02:58:25 -0800 (PST) X-Google-Smtp-Source: AMrXdXsZNsrawQ0efoe6ENJOmYC16T77Br/Ev6UVWRXu0XFbVgFKSt6f86XktXbAcmZMKbwYW02t X-Received: by 2002:a17:907:3e26:b0:839:74cf:7c4f with SMTP id hp38-20020a1709073e2600b0083974cf7c4fmr1330244ejc.8.1671620305476; Wed, 21 Dec 2022 02:58:25 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1671620305; cv=none; d=google.com; s=arc-20160816; b=rOZzLLi5LB42e+ReLB7/EZIX5XQq2/RKH+q6eDZQhTahDYJ72Xo81PgXXHm94tSv5Z PvT69t0Ve3+GH0rnKI+2Oj3a6S4fQIOV1Az12uVMefiftWXwdPuT+bdWI4X5H3V9J0Nh KWMIYznwd9yu/NIpVYchGCKPjD3WFTxaDqt9nKLa1RyuVi6sWYu5J6hlYcSA6bvTXu5S 5RD3Cd5gFU7HizqQcnbw1SVttsms8zZ/WKBtC9hkOQKhV3UQWY4IyWQM6H/ZmHtfoEPY rNPF8KShOa/FgBZ4FoYP8WNxf/2qrVMfC4RfjHt9r+QfVH76Bl+dHbweqDs5OIG/8T+h ThKQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=WGKJaH848FGT7UtQn20Dr3WfdpVLLB256AUCWfX5JE0=; b=lE8ykMOE19wTjPLEGUjs5u4EN2BugTP3v8OePYAYuqd8cRyQnupkZt0xDn2ZKGAdHq 4zI/0fJ7q9m0J5xtDkiCVy4/pqnInXCfQuK+/TtkZYs5XaPAGBZMRjyEtkh59o6Ljq0B xdrPUrc9Bwailts4kgqYfpt9/+lAmAWhgEbFl/H9IXkElZIfB2wGxlIYz3iwCrBtkymy uKRRTw7EgakpRlrvZ8wnomWs3XcdfS53lXWxNWg0aB6/FmFgMZvEBYODFTReMwnq9bj2 rnUfzrS9zonxBV5Bii6a5ZL8VsgxTdr5q2UTofzrN+DH18m9AdqHNRJhm5+25t15cb+o lZuw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=sTn9dEBb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id e7-20020a17090658c700b007c18a102d75si14080356ejs.556.2022.12.21.02.58.01; Wed, 21 Dec 2022 02:58:25 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=sTn9dEBb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229451AbiLUKth (ORCPT + 99 others); Wed, 21 Dec 2022 05:49:37 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59370 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234580AbiLUKtP (ORCPT ); Wed, 21 Dec 2022 05:49:15 -0500 Received: from mailgw02.mediatek.com (unknown [210.61.82.184]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 518A9209B1; Wed, 21 Dec 2022 02:49:09 -0800 (PST) X-UUID: 24f6f9947fe34c098e3b59af11ad9144-20221221 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:MIME-Version:Message-ID:Date:Subject:CC:To:From; bh=WGKJaH848FGT7UtQn20Dr3WfdpVLLB256AUCWfX5JE0=; b=sTn9dEBbUF9nuUb0rDR930bfLu/TVD/R29ozestib63cxf/xmEletrmDRhUjxpSESBCmr3edJwn2Hbz8GsjcaJVCstoc+VUmDi6q7NS/7qOGhsGF84IQ4nacVOQLbvIFj/gF41zAYjgBP4xiRzyqiH0vflefkWr77sEwCo+2gPQ=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.14,REQID:5ad6ecc7-bb00-48bb-bb61-3132d956d20a,IP:0,U RL:0,TC:0,Content:-5,EDM:0,RT:0,SF:95,FILE:0,BULK:0,RULE:Release_Ham,ACTIO N:release,TS:90 X-CID-INFO: VERSION:1.1.14,REQID:5ad6ecc7-bb00-48bb-bb61-3132d956d20a,IP:0,URL :0,TC:0,Content:-5,EDM:0,RT:0,SF:95,FILE:0,BULK:0,RULE:Spam_GS981B3D,ACTIO N:quarantine,TS:90 X-CID-META: VersionHash:dcaaed0,CLOUDID:c75c008a-8530-4eff-9f77-222cf6e2895b,B ulkID:221221184901LOP7S5AQ,BulkQuantity:0,Recheck:0,SF:38|28|17|19|48,TC:n il,Content:0,EDM:-3,IP:nil,URL:0,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0 X-UUID: 24f6f9947fe34c098e3b59af11ad9144-20221221 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1725570560; Wed, 21 Dec 2022 18:48:58 +0800 Received: from mtkmbs13n1.mediatek.inc (172.21.101.193) by mtkmbs13n2.mediatek.inc (172.21.101.108) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.792.15; Wed, 21 Dec 2022 18:48:57 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkmbs13n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.792.15 via Frontend Transport; Wed, 21 Dec 2022 18:48:57 +0800 From: Allen-KH Cheng To: Matthias Brugger , Rob Herring , Krzysztof Kozlowski CC: , , , , , , Allen-KH Cheng Subject: [PATCH] arm64: dts: mediatek: mt8186: Add crypto support for eMMC controller Date: Wed, 21 Dec 2022 18:48:56 +0800 Message-ID: <20221221104856.28770-1-allen-kh.cheng@mediatek.com> X-Mailer: git-send-email 2.18.0 MIME-Version: 1.0 X-MTK: N X-Spam-Status: No, score=-1.3 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_MSPIKE_H2,RDNS_NONE, SPF_HELO_PASS,T_SPF_TEMPERROR,UNPARSEABLE_RELAY autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1752820933656538472?= X-GMAIL-MSGID: =?utf-8?q?1752820933656538472?= For crypto support, add a crypto clock of the inline crypto engine and expand the register size in the eMMC controller. Signed-off-by: Allen-KH Cheng --- arch/arm64/boot/dts/mediatek/mt8186.dtsi | 7 ++++--- 1 file changed, 4 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/mediatek/mt8186.dtsi b/arch/arm64/boot/dts/mediatek/mt8186.dtsi index c326aeb33a10..88b6191e1aa0 100644 --- a/arch/arm64/boot/dts/mediatek/mt8186.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8186.dtsi @@ -662,12 +662,13 @@ mmc0: mmc@11230000 { compatible = "mediatek,mt8186-mmc", "mediatek,mt8183-mmc"; - reg = <0 0x11230000 0 0x1000>, + reg = <0 0x11230000 0 0x10000>, <0 0x11cd0000 0 0x1000>; clocks = <&topckgen CLK_TOP_MSDC50_0>, <&infracfg_ao CLK_INFRA_AO_MSDC0>, - <&infracfg_ao CLK_INFRA_AO_MSDC0_SRC>; - clock-names = "source", "hclk", "source_cg"; + <&infracfg_ao CLK_INFRA_AO_MSDC0_SRC>, + <&infracfg_ao CLK_INFRA_AO_MSDCFDE>; + clock-names = "source", "hclk", "source_cg", "crypto"; interrupts = ; assigned-clocks = <&topckgen CLK_TOP_MSDC50_0>; assigned-clock-parents = <&apmixedsys CLK_APMIXED_MSDCPLL>;