Message ID | 636308462efb579734de829fb6e9cbda81b982f7.1686126439.git.quic_varada@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp174343vqr; Wed, 7 Jun 2023 04:11:11 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6BfdDPe40/KDNn0IoYLOaUtAqqkysJNrFKsWubXP0Q00+fmnVoAnwGBaFYU5nGdF/fvuNw X-Received: by 2002:a05:6a00:2289:b0:653:b76d:4d62 with SMTP id f9-20020a056a00228900b00653b76d4d62mr2286280pfe.24.1686136271505; Wed, 07 Jun 2023 04:11:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1686136271; cv=none; d=google.com; s=arc-20160816; b=cErrid5vNb4rZbSzki6yz5f4/8E+KKByoMvYaWfKKeKZLx3k+sC6cXDMcb3TWcXC1+ YE5GvnvCksbGF+vWCjkZrYi0fkfXv++skxovaof9zeaHGtZ+1jU0m9A0eKR1L5aABXuS 7nkf+9dfnxRtwQIlozId8h4gf1dSaTXCy6kL1sLvK0yvUUUwad5eupZkUVjgeN/Pd9H0 w2aFJ8NLJravZyLVzf0hqI5GTbTPdRZZuwCkFDYVD23jsvFo8MP3OOFVQ4Sx7ZFM0+PR BlgXDmqHc4F0QBB63FR8L/hoR9YdqPN1m4zkAafsaYVoIyH03j7dVS51C2MqgJEnLkFB Xjqg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=qr5+FSWsWWHqskKMY4ScJQ+mQlC5yQIvjNi+EvMTtIw=; b=zZiy6SkAdXm2YbThGwut54RFn4CzgLnDONPCIWzYLOglnaelM/eM8ijDvdEZXNtmVf dEdmg1S2/MPZsmJgSR9TtbJt0z5YL77CLRBUCVfReeyXU26ktTs7Yb1XUuqZiws/QieN FR7t+BwSqFprV8jF8Gq1bRy2aEnwS1S9u31IHzryR7C3yyiDEkS5xpM5ZC+/dMEn+8no MzW37gLyGmV0h9GnOU5VZ4WgRN0TGd3jtKuDGpeutmf0Pjb3y0sgRfVjc1x+aovP5QQJ Yg1JbYqtDd9Z2PEZILTNYIyMXr2sKy4mBav/VPT7HIRzkSj9j7WgllxMGcSdf6fJq9Hp rjbA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=ZPMNb+QR; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id t126-20020a625f84000000b0065a02d1d8f1si5120861pfb.379.2023.06.07.04.10.54; Wed, 07 Jun 2023 04:11:11 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=ZPMNb+QR; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240349AbjFGLBY (ORCPT <rfc822;literming00@gmail.com> + 99 others); Wed, 7 Jun 2023 07:01:24 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37664 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240172AbjFGLA2 (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Wed, 7 Jun 2023 07:00:28 -0400 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0F38F210D; Wed, 7 Jun 2023 03:59:22 -0700 (PDT) Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 357ArXTn031039; Wed, 7 Jun 2023 10:57:15 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=qr5+FSWsWWHqskKMY4ScJQ+mQlC5yQIvjNi+EvMTtIw=; b=ZPMNb+QRuYtZSTRMs0x6OEaFXaW8+JhC8QtUwXw/xx9qX+AaES3shykRgfjqiccecY+u IBOe57JQ+eSLFjsBdxco3rVHdKc2Ts6ii/Sh+gyv4/s9uzvDkdeyhRDncbAqD+BwFe9o KHADkOE5w4D4s8uh+/nfI5a7BJSGV41SAmy0Qak70c2EjAd6tWa8mp7mh1wSto/+ON6w KnAa0KJgUipPDuF3kNdx+NfI+0tPmYeH620HvGJ3rXjWBtsXWivx8Fk2UTzWK2izY6KI iVWEyY3FcwI0J4VZrLZdVgsDGqVJe2hxVC0Y7FfH9HWu/JU6OqiaADVX7vOJCmsyb9q/ 2A== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3r2a9t9m5k-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 07 Jun 2023 10:57:14 +0000 Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 357AvDJa009912 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 7 Jun 2023 10:57:13 GMT Received: from varda-linux.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.42; Wed, 7 Jun 2023 03:57:04 -0700 From: Varadarajan Narayanan <quic_varada@quicinc.com> To: <agross@kernel.org>, <andersson@kernel.org>, <konrad.dybcio@linaro.org>, <vkoul@kernel.org>, <kishon@kernel.org>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>, <gregkh@linuxfoundation.org>, <catalin.marinas@arm.com>, <will@kernel.org>, <mturquette@baylibre.com>, <sboyd@kernel.org>, <p.zabel@pengutronix.de>, <arnd@arndb.de>, <geert+renesas@glider.be>, <neil.armstrong@linaro.org>, <nfraprado@collabora.com>, <broonie@kernel.org>, <rafal@milecki.pl>, <quic_srichara@quicinc.com>, <quic_varada@quicinc.org>, <quic_wcheng@quicinc.com>, <linux-arm-msm@vger.kernel.org>, <linux-phy@lists.infradead.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-usb@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-clk@vger.kernel.org> CC: Varadarajan Narayanan <quic_varada@quicinc.com> Subject: [PATCH 5/9] phy: qcom-m31: Introduce qcom,m31 USB phy Date: Wed, 7 Jun 2023 16:26:09 +0530 Message-ID: <636308462efb579734de829fb6e9cbda81b982f7.1686126439.git.quic_varada@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <cover.1686126439.git.quic_varada@quicinc.com> References: <cover.1686126439.git.quic_varada@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: FO1Q6SR5J6gtqdRBcK0ggGdpm43f-fbj X-Proofpoint-GUID: FO1Q6SR5J6gtqdRBcK0ggGdpm43f-fbj X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.573,FMLib:17.11.176.26 definitions=2023-06-07_06,2023-06-07_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 bulkscore=0 phishscore=0 clxscore=1015 impostorscore=0 malwarescore=0 suspectscore=0 mlxlogscore=695 spamscore=0 adultscore=0 priorityscore=1501 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2305260000 definitions=main-2306070089 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1768042026993727234?= X-GMAIL-MSGID: =?utf-8?q?1768042026993727234?= |
Series |
Enable IPQ5332 USB2
|
|
Commit Message
Varadarajan Narayanan
June 7, 2023, 10:56 a.m. UTC
Introduce CONFIG_PHY_QCOM_M31_USB for including the M31 phy driver
Signed-off-by: Varadarajan Narayanan <quic_varada@quicinc.com>
---
drivers/phy/qualcomm/Kconfig | 11 +++++++++++
1 file changed, 11 insertions(+)
Comments
On 07/06/2023 13:56, Varadarajan Narayanan wrote: > Introduce CONFIG_PHY_QCOM_M31_USB for including the M31 phy driver > > Signed-off-by: Varadarajan Narayanan <quic_varada@quicinc.com> Is there any reason to keep Kconfig, Makefile and driver in different commits? > --- > drivers/phy/qualcomm/Kconfig | 11 +++++++++++ > 1 file changed, 11 insertions(+) > > diff --git a/drivers/phy/qualcomm/Kconfig b/drivers/phy/qualcomm/Kconfig > index 67a45d9..8a363dd 100644 > --- a/drivers/phy/qualcomm/Kconfig > +++ b/drivers/phy/qualcomm/Kconfig > @@ -188,3 +188,14 @@ config PHY_QCOM_IPQ806X_USB > This option enables support for the Synopsis PHYs present inside the > Qualcomm USB3.0 DWC3 controller on ipq806x SoC. This driver supports > both HS and SS PHY controllers. > + > +config PHY_QCOM_M31_USB > + tristate "Qualcomm M31 HS PHY driver support" > + depends on (USB || USB_GADGET) && ARCH_QCOM > + select USB_PHY > + help > + Enable this to support M31 HS PHY transceivers on Qualcomm chips > + with DWC3 USB core. It handles PHY initialization, clock > + management required after resetting the hardware and power > + management. This driver is required even for peripheral only or > + host only mode configurations.
On 07/06/2023 13:20, Dmitry Baryshkov wrote: > On 07/06/2023 13:56, Varadarajan Narayanan wrote: >> Introduce CONFIG_PHY_QCOM_M31_USB for including the M31 phy driver >> >> Signed-off-by: Varadarajan Narayanan <quic_varada@quicinc.com> > > Is there any reason to keep Kconfig, Makefile and driver in different > commits? KPI? Yearly objectives/goals? Best regards, Krzysztof
On Wed, Jun 07, 2023 at 08:37:05PM +0200, Krzysztof Kozlowski wrote: > On 07/06/2023 13:20, Dmitry Baryshkov wrote: > > On 07/06/2023 13:56, Varadarajan Narayanan wrote: > >> Introduce CONFIG_PHY_QCOM_M31_USB for including the M31 phy driver > >> > >> Signed-off-by: Varadarajan Narayanan <quic_varada@quicinc.com> > > > > Is there any reason to keep Kconfig, Makefile and driver in different > > commits? > > KPI? Yearly objectives/goals? No :-). Was not sure, hence split them. Will combine in the next version. Thanks Varada
diff --git a/drivers/phy/qualcomm/Kconfig b/drivers/phy/qualcomm/Kconfig index 67a45d9..8a363dd 100644 --- a/drivers/phy/qualcomm/Kconfig +++ b/drivers/phy/qualcomm/Kconfig @@ -188,3 +188,14 @@ config PHY_QCOM_IPQ806X_USB This option enables support for the Synopsis PHYs present inside the Qualcomm USB3.0 DWC3 controller on ipq806x SoC. This driver supports both HS and SS PHY controllers. + +config PHY_QCOM_M31_USB + tristate "Qualcomm M31 HS PHY driver support" + depends on (USB || USB_GADGET) && ARCH_QCOM + select USB_PHY + help + Enable this to support M31 HS PHY transceivers on Qualcomm chips + with DWC3 USB core. It handles PHY initialization, clock + management required after resetting the hardware and power + management. This driver is required even for peripheral only or + host only mode configurations.