Message ID | 20240229195220.2673049-3-horatiu.vultur@microchip.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-87387-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:2097:b0:108:e6aa:91d0 with SMTP id gs23csp642368dyb; Thu, 29 Feb 2024 11:53:54 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCWrf5K7c9ZW3JWyqolZTOeY6HUZElGhWrPGr/iYUSetpBzD2HduD3Sig3+b+Oe9xvt7X2AwgpuIOUFHh42p3OetriqVLA== X-Google-Smtp-Source: AGHT+IGKtnkHV4jJB5wBWbCHLuWqWJtRiEJj5J0hd+V4f//lwwzXBQeIWm2k32o0mie4bMdwauno X-Received: by 2002:a17:90a:6d01:b0:299:1cce:f3c3 with SMTP id z1-20020a17090a6d0100b002991ccef3c3mr3920087pjj.7.1709236434810; Thu, 29 Feb 2024 11:53:54 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1709236434; cv=pass; d=google.com; s=arc-20160816; b=nBpZgLeNa0MaATEEgZvckrcPjdekIbcPTnr0HkwaGbTsaHM+wyGJdL51D3XjTIdoHm XZQ9XNE7cZqOfez2VR9NwcRQE0juJzNTEPVjP97CQ5HYx0tbjQz9+qC8U5bkKGQ4q+v2 RDK3lHbU+5wGDYzJufEsVCbBQdRLCQyTEmCpskmYbdEeF0yGDe9xTMp+uXQwPHXQ419T 3eeyF9ZrLlKg+MlQJfk4JPTc8+kYfoJaGBcbP15UwUgtHUh5sINz8kCd84saOl5ZlWdS ZZShxmwM4JI4Wande7bDyBHs/dhU4emx15soeeAl3H+EDz2TWom7dVROdk9pKwmewG/B PRiA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=L/LIBrhlMXW0TzZbk25bw4ZVsfo3eNBq3LM2ZbGgCEI=; fh=FpR3mLPdqQBO82L2zYItx4P35UDSZWGyoRAIuPUC/TA=; b=Tw25J2vdbjkhw5vbz66oUhVoASAllJTebpJD7zOL7WjoxG3sgQX26XQAp8TYPAx1Jg EVwCWqVnetVShK0chVne1gmfjHKaWEBy6udl21RA9Dn1HqrYnRzmD9kEsePdqRrAgjh/ ucj/TW3VeZrsXV8jd941E+fyUpvKAKGq1A9NVMKLcSjYp+EWoCCSiffhgJKep5J7pYuu knMAOjqwtVXcLRuwW1qZq9spYGVEstFmYCPfHIpyjEIeuzeHCFYgJSgc1J3LGynIWIUq Tprz3Xu94NByGX+sCvSZaIq92Ld8dqV+DB1svGpuk/mWeI3YA9f9lwMeLGvXjszusnj0 XveA==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=w4v0zCMO; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-87387-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-87387-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id sh14-20020a17090b524e00b00299b3588831si2207634pjb.58.2024.02.29.11.53.54 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 29 Feb 2024 11:53:54 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-87387-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=w4v0zCMO; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-87387-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-87387-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 97E43286EC9 for <ouuuleilei@gmail.com>; Thu, 29 Feb 2024 19:53:54 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id F1339144023; Thu, 29 Feb 2024 19:53:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="w4v0zCMO" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9682E13D2ED; Thu, 29 Feb 2024 19:53:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.154.123 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709236390; cv=none; b=p7lWibFepr4gQ4vYg/uarjpfolJvx+UJ5a6uVyuxq/G0cGberXIbIYh0mqSpvNVuL4zDMYYnu2skROqI9zJxvoubI2gwBGE7+q+75Xcd6/BDQl0NL+mKEqLFWvfTRC/VcESfd70dOnnfTwpocu3Ed+3nsHInn4cdOmaMvwf1IOg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709236390; c=relaxed/simple; bh=e3ssywAqf1JTE2bsPBxD0CbekMQX8/goeW7QMUsDhkU=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=ha5tMPI+ncXNeCx+h4RhvLxCE7s6NYtMde3AX60K574C4+aYyjDjQ746b57uVGECfWR2xIyR9Q/2r1RSt03z2QB5zDHWDa21h102YnOk0Cp5DKY64nRl5kaZFqDKxgUIparPbbEHO/cJyTZrubSQ54g4pIsR5CSVHSqG9aVg3g0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=w4v0zCMO; arc=none smtp.client-ip=68.232.154.123 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1709236388; x=1740772388; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=e3ssywAqf1JTE2bsPBxD0CbekMQX8/goeW7QMUsDhkU=; b=w4v0zCMOnJKa9FzMVB119PA2YVqejUOXD3fdes9X9unKdL2LqJF27VEd /lHqhofMfBZ+0n0CL8lB+2sxQZ8NRCppaom4lF219ZjW5/0GjO//0htJB qLRCCUicBG85wcGPUjhvW4oojHO+TModfcLBIJQwTYmoImcRG5SQfc8nB 9H2D01Lath1Cw67PmAlZ2zbCNAMLcfSGD7p7MzK3fdbVfRthT/LfVVzQ9 yPUYt4dsFknyyi/PUd9n704mAp7QXyZqiL06d7A6j9lWjZZyh+eSBHbRC 2O7qGU+dKB2GFqcLsxfmO5+6i8OSpHvJMTXVy9WWhhR5qhYhnqyOhUm80 A==; X-CSE-ConnectionGUID: lxx6YzUCRQKZ1uyD65VsbA== X-CSE-MsgGUID: 03tnWxpGSbiXi9OrHFSHMw== X-IronPort-AV: E=Sophos;i="6.06,194,1705388400"; d="scan'208";a="184305291" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa6.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 29 Feb 2024 12:53:05 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 29 Feb 2024 12:52:43 -0700 Received: from DEN-DL-M31836.microsemi.net (10.10.85.11) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 29 Feb 2024 12:52:40 -0700 From: Horatiu Vultur <horatiu.vultur@microchip.com> To: <andrew@lunn.ch>, <hkallweit1@gmail.com>, <linux@armlinux.org.uk>, <davem@davemloft.net>, <edumazet@google.com>, <kuba@kernel.org>, <pabeni@redhat.com>, <wojciech.drewek@intel.com> CC: <netdev@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <UNGLinuxDriver@microchip.com>, Horatiu Vultur <horatiu.vultur@microchip.com> Subject: [PATCH net-next v2 2/2] net: phy: micrel: lan8814 cable improvement errata Date: Thu, 29 Feb 2024 20:52:20 +0100 Message-ID: <20240229195220.2673049-3-horatiu.vultur@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240229195220.2673049-1-horatiu.vultur@microchip.com> References: <20240229195220.2673049-1-horatiu.vultur@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1792264303599051390 X-GMAIL-MSGID: 1792264303599051390 |
Series |
net: phy: micrel: lan8814 erratas
|
|
Commit Message
Horatiu Vultur
Feb. 29, 2024, 7:52 p.m. UTC
When the length of the cable is more than 100m and the lan8814 is
configured to run in 1000Base-T Slave then the register of the device
needs to be optimized.
Workaround this by setting the measure time to a value of 0xb. This
value can be set regardless of the configuration.
This issue is described in 'LAN8814 Silicon Errata and Data Sheet
Clarification' and according to that, this will not be corrected in a
future silicon revision.
Signed-off-by: Horatiu Vultur <horatiu.vultur@microchip.com>
---
drivers/net/phy/micrel.c | 19 +++++++++++++++++++
1 file changed, 19 insertions(+)
Comments
Hi Horatiu, On Thu, 2024-02-29 at 20:52 +0100, Horatiu Vultur wrote: > When the length of the cable is more than 100m and the lan8814 is > configured to run in 1000Base-T Slave then the register of the device > needs to be optimized. > > Workaround this by setting the measure time to a value of 0xb. This > value can be set regardless of the configuration. > > This issue is described in 'LAN8814 Silicon Errata and Data Sheet > Clarification' and according to that, this will not be corrected in a > future silicon revision. > > Signed-off-by: Horatiu Vultur <horatiu.vultur@microchip.com> > --- > drivers/net/phy/micrel.c | 19 +++++++++++++++++++ > 1 file changed, 19 insertions(+) > > diff --git a/drivers/net/phy/micrel.c b/drivers/net/phy/micrel.c > index 88cc03982bb78..788fdd54fd22d 100644 > --- a/drivers/net/phy/micrel.c > +++ b/drivers/net/phy/micrel.c > @@ -117,6 +117,10 @@ > #define LAN8814_EEE_STATE 0x38 > #define LAN8814_EEE_STATE_MASK2P5P BIT(10) > > +#define LAN8814_PD_CONTROLS 0x9d > +#define LAN8814_PD_CONTROLS_PD_MEAS_TIME_MASK_ GENMASK(3, 0) > +#define LAN8814_PD_CONTROLS_PD_MEAS_TIME_VAL_ 0xb nitpick: TIME_VAL macro is very generic if it can end with specific like TIME_VAL_100M or something similar will gives more readability. > + >
The 03/01/2024 03:27, Arun Ramadoss - I17769 wrote: > Hi Horatiu, Hi Arun, > > On Thu, 2024-02-29 at 20:52 +0100, Horatiu Vultur wrote: > > When the length of the cable is more than 100m and the lan8814 is > > configured to run in 1000Base-T Slave then the register of the device > > needs to be optimized. > > > > Workaround this by setting the measure time to a value of 0xb. This > > value can be set regardless of the configuration. > > > > This issue is described in 'LAN8814 Silicon Errata and Data Sheet > > Clarification' and according to that, this will not be corrected in a > > future silicon revision. > > > > Signed-off-by: Horatiu Vultur <horatiu.vultur@microchip.com> > > --- > > drivers/net/phy/micrel.c | 19 +++++++++++++++++++ > > 1 file changed, 19 insertions(+) > > > > diff --git a/drivers/net/phy/micrel.c b/drivers/net/phy/micrel.c > > index 88cc03982bb78..788fdd54fd22d 100644 > > --- a/drivers/net/phy/micrel.c > > +++ b/drivers/net/phy/micrel.c > > @@ -117,6 +117,10 @@ > > #define LAN8814_EEE_STATE 0x38 > > #define LAN8814_EEE_STATE_MASK2P5P BIT(10) > > > > +#define LAN8814_PD_CONTROLS 0x9d > > +#define LAN8814_PD_CONTROLS_PD_MEAS_TIME_MASK_ GENMASK(3, 0) > > +#define LAN8814_PD_CONTROLS_PD_MEAS_TIME_VAL_ 0xb > > nitpick: TIME_VAL macro is very generic if it can end with specific > like TIME_VAL_100M or something similar will gives more readability. Actually I prefer to keep it like this the name if it is possible.. Because the VAL_ represents the value and MASK_ represents the mask value. Therefore the actual bits name of the register is LAN8814_PD_CONTROLS_PD_MEAS_TIME. I am trying to have a naming convetion about how to define names in this file: <TARGET>_<REG_NAME>_<REG_BITS_NAME> In this way it way it is easier to find in the datasheet to what it refers to. > > > + > >
On 29.02.2024 20:52, Horatiu Vultur wrote: > When the length of the cable is more than 100m and the lan8814 is > configured to run in 1000Base-T Slave then the register of the device > needs to be optimized. > > Workaround this by setting the measure time to a value of 0xb. This > value can be set regardless of the configuration. > > This issue is described in 'LAN8814 Silicon Errata and Data Sheet > Clarification' and according to that, this will not be corrected in a > future silicon revision. > > Signed-off-by: Horatiu Vultur <horatiu.vultur@microchip.com> > --- Reviewed-by: Wojciech Drewek <wojciech.drewek@intel.com> > drivers/net/phy/micrel.c | 19 +++++++++++++++++++ > 1 file changed, 19 insertions(+) > > diff --git a/drivers/net/phy/micrel.c b/drivers/net/phy/micrel.c > index 88cc03982bb78..788fdd54fd22d 100644 > --- a/drivers/net/phy/micrel.c > +++ b/drivers/net/phy/micrel.c > @@ -117,6 +117,10 @@ > #define LAN8814_EEE_STATE 0x38 > #define LAN8814_EEE_STATE_MASK2P5P BIT(10) > > +#define LAN8814_PD_CONTROLS 0x9d > +#define LAN8814_PD_CONTROLS_PD_MEAS_TIME_MASK_ GENMASK(3, 0) > +#define LAN8814_PD_CONTROLS_PD_MEAS_TIME_VAL_ 0xb > + > /* Represents 1ppm adjustment in 2^32 format with > * each nsec contains 4 clock cycles. > * The value is calculated as following: (1/1000000)/((2^-32)/4) > @@ -3304,6 +3308,20 @@ static void lan8814_clear_2psp_bit(struct phy_device *phydev) > lanphy_write_page_reg(phydev, 2, LAN8814_EEE_STATE, val); > } > > +static void lan8814_update_meas_time(struct phy_device *phydev) > +{ > + u16 val; > + > + /* By setting the measure time to a value of 0xb this will allow cables > + * longer than 100m to be used. This configuration can be used > + * regardless of the mode of operation of the PHY > + */ > + val = lanphy_read_page_reg(phydev, 1, LAN8814_PD_CONTROLS); > + val &= ~LAN8814_PD_CONTROLS_PD_MEAS_TIME_MASK_; > + val |= LAN8814_PD_CONTROLS_PD_MEAS_TIME_VAL_; > + lanphy_write_page_reg(phydev, 1, LAN8814_PD_CONTROLS, val); > +} > + > static int lan8814_probe(struct phy_device *phydev) > { > const struct kszphy_type *type = phydev->drv->driver_data; > @@ -3342,6 +3360,7 @@ static int lan8814_probe(struct phy_device *phydev) > > /* Errata workarounds */ > lan8814_clear_2psp_bit(phydev); > + lan8814_update_meas_time(phydev); > > return 0; > }
On Fri, 1 Mar 2024 08:27:57 +0100 Horatiu Vultur - M31836 wrote: > > > +#define LAN8814_PD_CONTROLS 0x9d > > > +#define LAN8814_PD_CONTROLS_PD_MEAS_TIME_MASK_ GENMASK(3, 0) > > > +#define LAN8814_PD_CONTROLS_PD_MEAS_TIME_VAL_ 0xb > > > > nitpick: TIME_VAL macro is very generic if it can end with specific > > like TIME_VAL_100M or something similar will gives more readability. > > Actually I prefer to keep it like this the name if it is possible.. > Because the VAL_ represents the value and MASK_ represents the mask > value. Therefore the actual bits name of the register is > LAN8814_PD_CONTROLS_PD_MEAS_TIME. > > I am trying to have a naming convetion about how to define names in this > file: > <TARGET>_<REG_NAME>_<REG_BITS_NAME> Why the trailing underscores, tho?
The 03/02/2024 19:40, Jakub Kicinski wrote: > > On Fri, 1 Mar 2024 08:27:57 +0100 Horatiu Vultur - M31836 wrote: > > > > +#define LAN8814_PD_CONTROLS 0x9d > > > > +#define LAN8814_PD_CONTROLS_PD_MEAS_TIME_MASK_ GENMASK(3, 0) > > > > +#define LAN8814_PD_CONTROLS_PD_MEAS_TIME_VAL_ 0xb > > > > > > nitpick: TIME_VAL macro is very generic if it can end with specific > > > like TIME_VAL_100M or something similar will gives more readability. > > > > Actually I prefer to keep it like this the name if it is possible.. > > Because the VAL_ represents the value and MASK_ represents the mask > > value. Therefore the actual bits name of the register is > > LAN8814_PD_CONTROLS_PD_MEAS_TIME. > > > > I am trying to have a naming convetion about how to define names in this > > file: > > <TARGET>_<REG_NAME>_<REG_BITS_NAME> > > Why the trailing underscores, tho? That is not really needed. I will update this in the next version. >
diff --git a/drivers/net/phy/micrel.c b/drivers/net/phy/micrel.c index 88cc03982bb78..788fdd54fd22d 100644 --- a/drivers/net/phy/micrel.c +++ b/drivers/net/phy/micrel.c @@ -117,6 +117,10 @@ #define LAN8814_EEE_STATE 0x38 #define LAN8814_EEE_STATE_MASK2P5P BIT(10) +#define LAN8814_PD_CONTROLS 0x9d +#define LAN8814_PD_CONTROLS_PD_MEAS_TIME_MASK_ GENMASK(3, 0) +#define LAN8814_PD_CONTROLS_PD_MEAS_TIME_VAL_ 0xb + /* Represents 1ppm adjustment in 2^32 format with * each nsec contains 4 clock cycles. * The value is calculated as following: (1/1000000)/((2^-32)/4) @@ -3304,6 +3308,20 @@ static void lan8814_clear_2psp_bit(struct phy_device *phydev) lanphy_write_page_reg(phydev, 2, LAN8814_EEE_STATE, val); } +static void lan8814_update_meas_time(struct phy_device *phydev) +{ + u16 val; + + /* By setting the measure time to a value of 0xb this will allow cables + * longer than 100m to be used. This configuration can be used + * regardless of the mode of operation of the PHY + */ + val = lanphy_read_page_reg(phydev, 1, LAN8814_PD_CONTROLS); + val &= ~LAN8814_PD_CONTROLS_PD_MEAS_TIME_MASK_; + val |= LAN8814_PD_CONTROLS_PD_MEAS_TIME_VAL_; + lanphy_write_page_reg(phydev, 1, LAN8814_PD_CONTROLS, val); +} + static int lan8814_probe(struct phy_device *phydev) { const struct kszphy_type *type = phydev->drv->driver_data; @@ -3342,6 +3360,7 @@ static int lan8814_probe(struct phy_device *phydev) /* Errata workarounds */ lan8814_clear_2psp_bit(phydev); + lan8814_update_meas_time(phydev); return 0; }