Message ID | 20240227181632.659133-2-quic_sibis@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-83825-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:a81b:b0:108:e6aa:91d0 with SMTP id bq27csp2881885dyb; Tue, 27 Feb 2024 10:20:49 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCUZUR2BB2nb4FeJ6m+RO/gct9IpF/BJCZRKeasda1PDor4VG8xx/4B4O7f2BdE7dPV0UCQ2YWjz7Of6WfHgeVPJ8MUs0Q== X-Google-Smtp-Source: AGHT+IHUDzO7H4IOVoCasQdpHRb8fiDA98aG5/Njc8JccpgJwj9unTc3GR4XZHcaxg9tA+NLN0qA X-Received: by 2002:a05:6402:3805:b0:566:201e:c18d with SMTP id es5-20020a056402380500b00566201ec18dmr145927edb.13.1709058049275; Tue, 27 Feb 2024 10:20:49 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1709058049; cv=pass; d=google.com; s=arc-20160816; b=pCmpsOUQXneJK8w5BweYo4arfE8j+Nou3/KTi80uv45HGbb3Dl/K9di9k2Uw2pAPSW WCh07YWxa1G4H6SBg7iDgAFKSF9Zp0P8CeL1bWEJ1Zcto3LrDdsa1nmnpIOlL59Wp1SP Rfyu9l36vjacBJ42RPMiYpR0RXs/tNQh+oCOIKEdp4gpD7sRXasyNvZY459a6jWCYmu/ ZC3Nkk+ZYcvrHhAvj77mcaX3/rIqvCn9jb/x5c478WqIeAzbubg3L/iRd5MrxgNZTS41 yJU0+QxUe4B/W9bWA+ZGnornxENZshIumuDaqlcA/NuyrAUVfxfJpkUxp7fV4r9x4Duq AuTg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=+XisjrXej/qF+2/kx+HyeD/Uy0VYfx0bpvsKDHSd6lA=; fh=S1FWNMyHQafB8jSVFMYxufENq6nTcLKph3ifanCJdss=; b=AQgHQMTfDKEDDX835eXWRHZbVJnuPkGAYdeOVbVi4L8a4U9x1fKK6HLkXErFU1tkYT JNoZbTSmufqZoe46Lkqj1o/hqW5xoksp5H2HiQnAx51tF8OSEmONiJ1Grpvu/S14v8ap 5BWb8qedcx1up3PzxhXHtT6KkWhBmi7MnyW4NVTyCREyrzol65RnWqG6ohvBWgxYl9Wq RJbcOIei17IvPwjhfuGmkNsJnNZDQbxePMz2911Ppgl1V/6QgsVRjdUIP2wBh03Q5kWN JVtOTWC/KXo0nQpOgHC/hH0R9xhFUXH2UmJOB2+CRYbrEMwQUzV03vGyktU0jxLAKSYS +lLw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=ZbdMD4Rv; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-83825-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-83825-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [2604:1380:4601:e00::3]) by mx.google.com with ESMTPS id d6-20020a50f686000000b00565d5415948si916248edn.676.2024.02.27.10.20.49 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Feb 2024 10:20:49 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-83825-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=ZbdMD4Rv; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-83825-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-83825-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id DF2D11F2CA0A for <ouuuleilei@gmail.com>; Tue, 27 Feb 2024 18:20:48 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 2CA20158D76; Tue, 27 Feb 2024 18:17:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="ZbdMD4Rv" Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 877BE14E2C6; Tue, 27 Feb 2024 18:17:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709057835; cv=none; b=JpcpGXpuEWELkGtD0P9wi3+jU1Fl/HH1xZ2Q9OSKeuZvHAJlVO5a+9x9iH7Yqvsiz81/naR4X4bDAUHzZ1fFSoPqvNpLPYAzBTmx4YavblU8zmxeb0szpKUvr5BJEQj8oExoBlJcozlrsiNAPiyf9vU/ArDz1yr3OC0bMDZ87Cc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709057835; c=relaxed/simple; bh=VhS2marpAJhmzwdzG68V9UDfvaq1+yzWiwULi+fnfkM=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=RcimZDnG3ovzIHj82YdkDOsNwyEfSw8j4h65+nXBvtTYgTAvu3eSGXEuh0E22cM8Kt5EWg7v4hvxdTv48mo8bnWb6Gqv8+KoO7g+oulTf3qlewfBQAquQexvaMOY0UEDsc0CVCnp9KdmrSIuPCUihd+Vlt0SbUau5r/i+YIzUEI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=ZbdMD4Rv; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 41RCcQNQ009100; Tue, 27 Feb 2024 18:17:00 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding:content-type; s= qcppdkim1; bh=+XisjrXej/qF+2/kx+HyeD/Uy0VYfx0bpvsKDHSd6lA=; b=Zb dMD4RvD6nb6rkgW1n4gxAqDnsi/PZWRqi6PJqdjoKJm5aMfPUd0AojNycK8zS2KW NusQ4tXpmoV14nwG1oG4kDFqkU/n5ce86H+k9PD4LEx/xB6XbWwnVgtC8HXStPBW CrIxO88EafVxsZ2w68ojAj9kXDVShgemwWasAjOLrPvnlTnIQciR2lNlwMEKid7B WDt8K7AzwiSg6UaFolvtZ5uZnKoWPpb7h9e5eRn/NsAXHBepTxzmW0qVxkWhgTsX qzXaWb5wQxpKfQAmtSLScdMIXilY8Mqa7JkZNwg5BF+BmVVAoIBTYRmHFdapbsMH Rt0RoXk+q7RIaiWnRIKg== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3wha079q6d-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 27 Feb 2024 18:17:00 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 41RIGxUm024172 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 27 Feb 2024 18:16:59 GMT Received: from hu-sibis-blr.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Tue, 27 Feb 2024 10:16:55 -0800 From: Sibi Sankar <quic_sibis@quicinc.com> To: <sudeep.holla@arm.com>, <cristian.marussi@arm.com>, <rafael@kernel.org>, <viresh.kumar@linaro.org>, <morten.rasmussen@arm.com>, <dietmar.eggemann@arm.com>, <lukasz.luba@arm.com>, <pierre.gondois@arm.com> CC: <linux-arm-kernel@lists.infradead.org>, <linux-pm@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <quic_mdtipton@quicinc.com>, <linux-arm-msm@vger.kernel.org>, Sibi Sankar <quic_sibis@quicinc.com> Subject: [PATCH V3 1/2] cpufreq: Export cpufreq_update_pressure Date: Tue, 27 Feb 2024 23:46:31 +0530 Message-ID: <20240227181632.659133-2-quic_sibis@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240227181632.659133-1-quic_sibis@quicinc.com> References: <20240227181632.659133-1-quic_sibis@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: OKKZYQF4HsyUUVpDTKFWW-lj4JxdRgk3 X-Proofpoint-GUID: OKKZYQF4HsyUUVpDTKFWW-lj4JxdRgk3 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-02-27_05,2024-02-27_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 adultscore=0 mlxlogscore=925 clxscore=1015 suspectscore=0 bulkscore=0 priorityscore=1501 lowpriorityscore=0 phishscore=0 spamscore=0 malwarescore=0 impostorscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2402120000 definitions=main-2402270141 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1792077253149673832 X-GMAIL-MSGID: 1792077253149673832 |
Series |
firmware: arm_scmi: Register and handle limits change notification
|
|
Commit Message
Sibi Sankar
Feb. 27, 2024, 6:16 p.m. UTC
The SCMI cpufreq driver doesn't require any additional signal
smoothing provided by arch_update_hw_pressure interface, export
cpufreq_update_pressure so that it can be called upon directly
instead.
Suggested-by: Lukasz Luba <lukasz.luba@arm.com>
Signed-off-by: Sibi Sankar <quic_sibis@quicinc.com>
---
drivers/cpufreq/cpufreq.c | 3 ++-
include/linux/cpufreq.h | 2 ++
2 files changed, 4 insertions(+), 1 deletion(-)
Comments
On 2/27/2024 10:16 AM, Sibi Sankar wrote: > The SCMI cpufreq driver doesn't require any additional signal > smoothing provided by arch_update_hw_pressure interface, export > cpufreq_update_pressure so that it can be called upon directly > instead. > > Suggested-by: Lukasz Luba <lukasz.luba@arm.com> > Signed-off-by: Sibi Sankar <quic_sibis@quicinc.com> > --- > drivers/cpufreq/cpufreq.c | 3 ++- > include/linux/cpufreq.h | 2 ++ > 2 files changed, 4 insertions(+), 1 deletion(-) > > diff --git a/drivers/cpufreq/cpufreq.c b/drivers/cpufreq/cpufreq.c > index 76002aa3d12d..bdec2dfd77eb 100644 > --- a/drivers/cpufreq/cpufreq.c > +++ b/drivers/cpufreq/cpufreq.c > @@ -2573,7 +2573,7 @@ DEFINE_PER_CPU(unsigned long, cpufreq_pressure); > * > * Update the value of cpufreq pressure for all @cpus in the policy. > */ > -static void cpufreq_update_pressure(struct cpufreq_policy *policy) > +void cpufreq_update_pressure(struct cpufreq_policy *policy) > { > unsigned long max_capacity, capped_freq, pressure; > u32 max_freq; > @@ -2598,6 +2598,7 @@ static void cpufreq_update_pressure(struct cpufreq_policy *policy) > for_each_cpu(cpu, policy->related_cpus) > WRITE_ONCE(per_cpu(cpufreq_pressure, cpu), pressure); > } > +EXPORT_SYMBOL(cpufreq_update_pressure); EXPORT_SYMBOL_GPL please. Other symbols in this file are _GPL as well. > > /** > * cpufreq_set_policy - Modify cpufreq policy parameters. > diff --git a/include/linux/cpufreq.h b/include/linux/cpufreq.h > index 414bfc976b30..957bf8e4ca0d 100644 > --- a/include/linux/cpufreq.h > +++ b/include/linux/cpufreq.h > @@ -241,6 +241,7 @@ struct kobject *get_governor_parent_kobj(struct cpufreq_policy *policy); > void cpufreq_enable_fast_switch(struct cpufreq_policy *policy); > void cpufreq_disable_fast_switch(struct cpufreq_policy *policy); > bool has_target_index(void); > +void cpufreq_update_pressure(struct cpufreq_policy *policy); > > DECLARE_PER_CPU(unsigned long, cpufreq_pressure); > static inline unsigned long cpufreq_get_pressure(int cpu) > @@ -270,6 +271,7 @@ static inline bool cpufreq_supports_freq_invariance(void) > } > static inline void disable_cpufreq(void) { } > static inline void cpufreq_update_limits(unsigned int cpu) { } > +static inline void cpufreq_update_pressure(struct cpufreq_policy *policy) { } > static inline unsigned long cpufreq_get_pressure(int cpu) > { > return 0;
On 2/28/24 01:02, Trilok Soni wrote: > On 2/27/2024 10:16 AM, Sibi Sankar wrote: >> The SCMI cpufreq driver doesn't require any additional signal >> smoothing provided by arch_update_hw_pressure interface, export >> cpufreq_update_pressure so that it can be called upon directly >> instead. >> >> Suggested-by: Lukasz Luba <lukasz.luba@arm.com> >> Signed-off-by: Sibi Sankar <quic_sibis@quicinc.com> >> --- >> drivers/cpufreq/cpufreq.c | 3 ++- >> include/linux/cpufreq.h | 2 ++ >> 2 files changed, 4 insertions(+), 1 deletion(-) >> >> diff --git a/drivers/cpufreq/cpufreq.c b/drivers/cpufreq/cpufreq.c >> index 76002aa3d12d..bdec2dfd77eb 100644 >> --- a/drivers/cpufreq/cpufreq.c >> +++ b/drivers/cpufreq/cpufreq.c >> @@ -2573,7 +2573,7 @@ DEFINE_PER_CPU(unsigned long, cpufreq_pressure); >> * >> * Update the value of cpufreq pressure for all @cpus in the policy. >> */ >> -static void cpufreq_update_pressure(struct cpufreq_policy *policy) >> +void cpufreq_update_pressure(struct cpufreq_policy *policy) >> { >> unsigned long max_capacity, capped_freq, pressure; >> u32 max_freq; >> @@ -2598,6 +2598,7 @@ static void cpufreq_update_pressure(struct cpufreq_policy *policy) >> for_each_cpu(cpu, policy->related_cpus) >> WRITE_ONCE(per_cpu(cpufreq_pressure, cpu), pressure); >> } >> +EXPORT_SYMBOL(cpufreq_update_pressure); > > EXPORT_SYMBOL_GPL please. Other symbols in this file are _GPL as well. Hey Trilok, Thanks for catching this. Will fix it in the re-spin. -Sibi > >> >> /** >> * cpufreq_set_policy - Modify cpufreq policy parameters. >> diff --git a/include/linux/cpufreq.h b/include/linux/cpufreq.h >> index 414bfc976b30..957bf8e4ca0d 100644 >> --- a/include/linux/cpufreq.h >> +++ b/include/linux/cpufreq.h >> @@ -241,6 +241,7 @@ struct kobject *get_governor_parent_kobj(struct cpufreq_policy *policy); >> void cpufreq_enable_fast_switch(struct cpufreq_policy *policy); >> void cpufreq_disable_fast_switch(struct cpufreq_policy *policy); >> bool has_target_index(void); >> +void cpufreq_update_pressure(struct cpufreq_policy *policy); >> >> DECLARE_PER_CPU(unsigned long, cpufreq_pressure); >> static inline unsigned long cpufreq_get_pressure(int cpu) >> @@ -270,6 +271,7 @@ static inline bool cpufreq_supports_freq_invariance(void) >> } >> static inline void disable_cpufreq(void) { } >> static inline void cpufreq_update_limits(unsigned int cpu) { } >> +static inline void cpufreq_update_pressure(struct cpufreq_policy *policy) { } >> static inline unsigned long cpufreq_get_pressure(int cpu) >> { >> return 0;
diff --git a/drivers/cpufreq/cpufreq.c b/drivers/cpufreq/cpufreq.c index 76002aa3d12d..bdec2dfd77eb 100644 --- a/drivers/cpufreq/cpufreq.c +++ b/drivers/cpufreq/cpufreq.c @@ -2573,7 +2573,7 @@ DEFINE_PER_CPU(unsigned long, cpufreq_pressure); * * Update the value of cpufreq pressure for all @cpus in the policy. */ -static void cpufreq_update_pressure(struct cpufreq_policy *policy) +void cpufreq_update_pressure(struct cpufreq_policy *policy) { unsigned long max_capacity, capped_freq, pressure; u32 max_freq; @@ -2598,6 +2598,7 @@ static void cpufreq_update_pressure(struct cpufreq_policy *policy) for_each_cpu(cpu, policy->related_cpus) WRITE_ONCE(per_cpu(cpufreq_pressure, cpu), pressure); } +EXPORT_SYMBOL(cpufreq_update_pressure); /** * cpufreq_set_policy - Modify cpufreq policy parameters. diff --git a/include/linux/cpufreq.h b/include/linux/cpufreq.h index 414bfc976b30..957bf8e4ca0d 100644 --- a/include/linux/cpufreq.h +++ b/include/linux/cpufreq.h @@ -241,6 +241,7 @@ struct kobject *get_governor_parent_kobj(struct cpufreq_policy *policy); void cpufreq_enable_fast_switch(struct cpufreq_policy *policy); void cpufreq_disable_fast_switch(struct cpufreq_policy *policy); bool has_target_index(void); +void cpufreq_update_pressure(struct cpufreq_policy *policy); DECLARE_PER_CPU(unsigned long, cpufreq_pressure); static inline unsigned long cpufreq_get_pressure(int cpu) @@ -270,6 +271,7 @@ static inline bool cpufreq_supports_freq_invariance(void) } static inline void disable_cpufreq(void) { } static inline void cpufreq_update_limits(unsigned int cpu) { } +static inline void cpufreq_update_pressure(struct cpufreq_policy *policy) { } static inline unsigned long cpufreq_get_pressure(int cpu) { return 0;