From patchwork Mon Feb 26 21:26:25 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sebastian Reichel X-Patchwork-Id: 206937 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:a81b:b0:108:e6aa:91d0 with SMTP id bq27csp2344274dyb; Mon, 26 Feb 2024 13:31:03 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCV+6qkWbpr+csXiTWz343y/XDgUtwJ13CVXIbwWVKXd8Uzilj1JQhitEYDsJLq3UqQBrPMBewaxuSEcmKvHaJC/pmVW6g== X-Google-Smtp-Source: AGHT+IGU9BOnP5F2gZDhF3L3YRy9D9kznoM/W4WnOQ/RPjW5FSfc/mRDZnIQ56vLD38RtSHijmXr X-Received: by 2002:a05:6a21:1743:b0:1a0:dfdf:2b16 with SMTP id nw3-20020a056a21174300b001a0dfdf2b16mr445293pzb.43.1708983063630; Mon, 26 Feb 2024 13:31:03 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708983063; cv=pass; d=google.com; s=arc-20160816; b=lCeivPuDa1OIB70ECUD1Yyjy/BcA+/1EJzF5q3B7eh4/JaeaxmwHD77ajO7fNAyWEc zoHjBveNMA7a3m5ppVnHR7oFaO1k1/P2/LHnQcctbBL/kgHPNAb8pO//o+y9q5Vd/VMF TrdejWwq8V4w6W9NxIO1cj/sa6f7lbaCbLnPsT3rUIatjz8BJuPgURjcm9QV8lahMU7B OjgeLIFHX3w7E7IhZ6xcXL+WrpBGn3W5dCpv3JTb1y3L5/vXAjuyypGzvMVqyin/oY5o h5pIOJQ3TOsbwiw2SKmp4nJx4zt6EG3qNMjoc64yVQdSg0uN0OFapJkKErWJA5ogvs7s zE+g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=xaEctEuh6Ycwxrm06bN35ciVLwtLXzJAOZiXJYB1Z7Y=; fh=0+6m2ZEWrA/H/5oEfExQSWWU5muGpL/9jw8t8SdTTm8=; b=Z938BJrPihYKUDbZ1hb+W7bTBnJ/HYTK0l6+JCYTiR4fVlmomlcAbYt2zjRnQ069ZQ +L1CIpfWMhUp7p/1Bp7gAxzDzv/6QOlO6S1tkgMASHV7otNn4J543U+WTKp0+q1LoF6i H8oy4oM6HOPvQJ2Jy/p/mCdS6WlL5f6u/KnK2yJ69bNo2PnfY41Rs2kfl+SkyqPRBQ6/ oExU+X9j5YKMTwNTV8gWPnSfTqBVo/ukAet3D3LNn+YGzrI8WSyLhrr46vr6UjvPIlxo DMahMWjighij7yDy8PhbDuUVpkmFIzxIqHfLykgmWpAEY85/AS4TjH0RfOqViDmq9LUj R2zg==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=FdxR78Sr; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-82338-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-82338-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [2604:1380:40f1:3f00::1]) by mx.google.com with ESMTPS id x8-20020aa79a48000000b006e5002a2fd0si3628546pfj.214.2024.02.26.13.31.03 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 26 Feb 2024 13:31:03 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-82338-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=FdxR78Sr; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-82338-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-82338-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 7EC07B23260 for ; Mon, 26 Feb 2024 21:28:53 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id EF752132C2E; Mon, 26 Feb 2024 21:27:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="FdxR78Sr" Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CE69E12F593; Mon, 26 Feb 2024 21:27:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708982865; cv=none; b=F2A13jDYpLNu0+GLTbfJ/JnwVhF3BAJAQsUWTwwRtli5/XNRHQ7AhRJVMfepNIn38pklIUzSN8XsH4K7vxID0zGaX6ZHvaF4+ZnGdJ5icRILHsaLOs3sXmnX/CIVnjEiMiXgZ2EOg/iX87g128BHp+Q/Sgw9WHTufbA+dSFUeaM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708982865; c=relaxed/simple; bh=W7KyzBkyJPOjERPAmGBasbk62LFaM6Pz/kkeIkNL5bU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=omypmVw2heKmMMgk2D014SaUL6z6CROYG/uU8wiM7OfBwVIGIfmOXyfZNvPOMTDDdz1IG6isJ/eKGdwWyqVSXOtZwnb1E3SJLZV9gveikACgsM4fC4bkHmdsm/c4THHfjcMRyTyD0t6RnxQvyGFQmo1I0Cb7Tu0yZaa0NxwEX1A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=FdxR78Sr; arc=none smtp.client-ip=10.30.226.201 Received: by smtp.kernel.org (Postfix) with ESMTPSA id 32931C43399; Mon, 26 Feb 2024 21:27:45 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1708982865; bh=W7KyzBkyJPOjERPAmGBasbk62LFaM6Pz/kkeIkNL5bU=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=FdxR78SrpAa0TFYd0AyYylwTnUDbADZhRGR82OivyPEdJBsBV3Ckquq7C15t+838f DF/MxqCs3zaCE9lDrMSzMu67+D2GaEoEjYUQhz8V1fNM8WuQbmT7UKL/8uXqFUTeKH qKeUr/8V6Fs22XLrWcK5CLXa7gSQeWqYT+TwDvAnfqbl2iktywxEm01AY41b7eI1pb 0bCTHa8KdwqXHGLV/dwegg5YWhN8dNw2COcPk0rYJgfhoQl0iKkAIF+BOCIJul9l/Y 2dN32yJJPTihGOGV+wuIvAkJ1rEkUNSSB1IgEQmh0hjKUZ7KJKcKB8YpY0sMfRDjZG JgMs2Vf6x4ZYg== Received: by mercury (Postfix, from userid 1000) id B339C1060DFB; Mon, 26 Feb 2024 22:27:41 +0100 (CET) From: Sebastian Reichel To: Sebastian Reichel , Shawn Guo , Sascha Hauer , Fabio Estevam , imx@lists.linux.dev Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Pengutronix Kernel Team , Dong Aisheng , Linus Walleij , Dmitry Torokhov , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski Subject: [PATCH v5 3/6] dt-bindings: soc: imx: fsl,imx-anatop: add binding Date: Mon, 26 Feb 2024 22:26:25 +0100 Message-ID: <20240226212740.2019837-4-sre@kernel.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240226212740.2019837-1-sre@kernel.org> References: <20240226212740.2019837-1-sre@kernel.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1791998625309998735 X-GMAIL-MSGID: 1791998625309998735 Add missing binding for i.MX anatop syscon. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Sebastian Reichel --- .../bindings/soc/imx/fsl,imx-anatop.yaml | 128 ++++++++++++++++++ 1 file changed, 128 insertions(+) create mode 100644 Documentation/devicetree/bindings/soc/imx/fsl,imx-anatop.yaml diff --git a/Documentation/devicetree/bindings/soc/imx/fsl,imx-anatop.yaml b/Documentation/devicetree/bindings/soc/imx/fsl,imx-anatop.yaml new file mode 100644 index 000000000000..5a59e3470510 --- /dev/null +++ b/Documentation/devicetree/bindings/soc/imx/fsl,imx-anatop.yaml @@ -0,0 +1,128 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/soc/imx/fsl,imx-anatop.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: ANATOP register + +maintainers: + - Shawn Guo + - Sascha Hauer + +properties: + compatible: + oneOf: + - items: + - enum: + - fsl,imx6sl-anatop + - fsl,imx6sll-anatop + - fsl,imx6sx-anatop + - fsl,imx6ul-anatop + - fsl,imx7d-anatop + - const: fsl,imx6q-anatop + - const: syscon + - const: simple-mfd + - items: + - const: fsl,imx6q-anatop + - const: syscon + - const: simple-mfd + + reg: + maxItems: 1 + + interrupts: + items: + - description: Temperature sensor event + - description: Brown-out event on either of the support regulators + - description: Brown-out event on either the core, gpu or soc regulators + + tempmon: + type: object + unevaluatedProperties: false + $ref: /schemas/thermal/imx-thermal.yaml + +patternProperties: + "regulator-((3p0)|(vddcore)|(vddsoc))$": + type: object + unevaluatedProperties: false + $ref: /schemas/regulator/anatop-regulator.yaml + +required: + - compatible + - reg + +additionalProperties: false + +examples: + - | + #include + #include + + anatop: anatop@20c8000 { + compatible = "fsl,imx6ul-anatop", "fsl,imx6q-anatop", + "syscon", "simple-mfd"; + reg = <0x020c8000 0x1000>; + interrupts = , + , + ; + + reg_3p0: regulator-3p0 { + compatible = "fsl,anatop-regulator"; + regulator-name = "vdd3p0"; + regulator-min-microvolt = <2625000>; + regulator-max-microvolt = <3400000>; + anatop-reg-offset = <0x120>; + anatop-vol-bit-shift = <8>; + anatop-vol-bit-width = <5>; + anatop-min-bit-val = <0>; + anatop-min-voltage = <2625000>; + anatop-max-voltage = <3400000>; + anatop-enable-bit = <0>; + }; + + reg_arm: regulator-vddcore { + compatible = "fsl,anatop-regulator"; + regulator-name = "cpu"; + regulator-min-microvolt = <725000>; + regulator-max-microvolt = <1450000>; + regulator-always-on; + anatop-reg-offset = <0x140>; + anatop-vol-bit-shift = <0>; + anatop-vol-bit-width = <5>; + anatop-delay-reg-offset = <0x170>; + anatop-delay-bit-shift = <24>; + anatop-delay-bit-width = <2>; + anatop-min-bit-val = <1>; + anatop-min-voltage = <725000>; + anatop-max-voltage = <1450000>; + }; + + reg_soc: regulator-vddsoc { + compatible = "fsl,anatop-regulator"; + regulator-name = "vddsoc"; + regulator-min-microvolt = <725000>; + regulator-max-microvolt = <1450000>; + regulator-always-on; + anatop-reg-offset = <0x140>; + anatop-vol-bit-shift = <18>; + anatop-vol-bit-width = <5>; + anatop-delay-reg-offset = <0x170>; + anatop-delay-bit-shift = <28>; + anatop-delay-bit-width = <2>; + anatop-min-bit-val = <1>; + anatop-min-voltage = <725000>; + anatop-max-voltage = <1450000>; + }; + + tempmon: tempmon { + compatible = "fsl,imx6ul-tempmon", "fsl,imx6sx-tempmon"; + interrupt-parent = <&gpc>; + interrupts = ; + fsl,tempmon = <&anatop>; + nvmem-cells = <&tempmon_calib>, <&tempmon_temp_grade>; + nvmem-cell-names = "calib", "temp_grade"; + clocks = <&clks IMX6UL_CLK_PLL3_USB_OTG>; + #thermal-sensor-cells = <0>; + }; + };