From patchwork Mon Feb 26 14:01:46 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexandre Mergnat X-Patchwork-Id: 206648 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:a81b:b0:108:e6aa:91d0 with SMTP id bq27csp2096706dyb; Mon, 26 Feb 2024 06:06:11 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCU0T2L3Fsia+4P4LxWiuqiGv6SIxw6WffhmV+M/F2Lx7W2uEx487tMVC12SKmUs47NzEErZGTpQasSQ1uW6i3woXIUtpA== X-Google-Smtp-Source: AGHT+IENEko3+oeEDgGs7rPxiDkReQrffDIUtGyCT4aW1Mk6xSa1kHDuWu0wNVNvdQbJarwxrDkG X-Received: by 2002:a05:6402:1857:b0:565:bb26:5459 with SMTP id v23-20020a056402185700b00565bb265459mr2957511edy.21.1708956371410; Mon, 26 Feb 2024 06:06:11 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708956371; cv=pass; d=google.com; s=arc-20160816; b=oEXY6SLMKTqjXJT3vOcKLdau+ZGxHuo8hHZigxPmEbry5aCwZttLPbFBCetEGpNASd qs+yzYqB3KFMjpr1ZpFSdhR8XDRg9AjV/Wt2z4UgMiD4B2RuTew1oliStX0F8E0YgN/r UVB9R/wyvrboIwDXQA0c7VgN9Yaezd43EpINwDoaOt71sRJDuIxYmJNSBwRhP+d5piRq dIdaaNdEgawANOXRuBurNkQPBoxQNZwrG3k9hdCS3IsBDO21ocvfNdAzlIPs12XQRm1i Xbgva6h/oouyoCSo4j4UQC7JupZ8iZe6pcek958gKSOGgAMXdM+gYQU6LXyjNj4W9w4W Jk1Q== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:list-unsubscribe:list-subscribe:list-id:precedence :subject:date:from:dkim-signature; bh=RKZ18lBh1OnYQ3TyOPJzfLNre2iMelEjg2dX28Xj+Jw=; fh=QUs21KkVypP858MFvJRluNCqRBWnSnL1AMAXK5ybMtY=; b=fhTorHD41IvyvxmRhMat7K4U+OoHfkFj8T29j+aOcn1nYDIYmOg9KkNIiThG29JM5A ++Fy/+Slh87Ia4aherLu0DzDBGPcSKkINNkw3/WngwCQUtfKwLqwxuXUjRpoS9zltCI1 VoHyXcYZCaOOXik8pMOZV5/VwNl67zh3AiKbLxxWZvAClDiDqS4YEZFP8sv3/rJjoqzm ndhhvVauHy/Q+1ZVw8dmEdzyxPJDHePffcTk0AU0gBsvnKUUhsDwaXrBPTO88lAO5MRv xQCNIUq7e56wU7vbZTuT4b86IzsRt9YDh/Lg4rgcoK4nEFQ/xC/3dcQH5WDrbiHMmmJM 1iyA==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@baylibre-com.20230601.gappssmtp.com header.s=20230601 header.b=GdUICceG; arc=pass (i=1 spf=pass spfdomain=baylibre.com dkim=pass dkdomain=baylibre-com.20230601.gappssmtp.com); spf=pass (google.com: domain of linux-kernel+bounces-81564-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-81564-ouuuleilei=gmail.com@vger.kernel.org" Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [147.75.80.249]) by mx.google.com with ESMTPS id n25-20020a5099d9000000b00565bede3515si1614561edb.530.2024.02.26.06.06.11 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 26 Feb 2024 06:06:11 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-81564-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20230601.gappssmtp.com header.s=20230601 header.b=GdUICceG; arc=pass (i=1 spf=pass spfdomain=baylibre.com dkim=pass dkdomain=baylibre-com.20230601.gappssmtp.com); spf=pass (google.com: domain of linux-kernel+bounces-81564-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-81564-ouuuleilei=gmail.com@vger.kernel.org" Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id D70A41F2B484 for ; Mon, 26 Feb 2024 14:06:10 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 083E512EBFB; Mon, 26 Feb 2024 14:02:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="GdUICceG" Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5DC6012C52E for ; Mon, 26 Feb 2024 14:02:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708956143; cv=none; b=i2FT93Xle+hJe0NeSpNY7r3AMdrQI+mEvDXF+P18EmncknvZCNFU3WJ0rPA2+1V9v8Fs4q8SzVOeSRZ/RpD1vzoaVqtN+x5hlvXAHPYCNAeuCNMK4J5S/571x3HCPN2NeGtYEBibysEEy23xADvS3/Qp2L8IJSQ8l3dFAyDtEIs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708956143; c=relaxed/simple; bh=WhYTUc5nyLor7cp1cySzYWqCVaRGz/+mjJw6xD9dCo0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=QifPjVrYnDixdFpeX2mj3e0fxQhRQCc/13QfQGAyCiqlR8BD7rNwgkxM8K9oA4WeLQJsecki/gtxre8/6bdIYxMWW9P/y2BqEESPN6ParVLSbEh33u2qEBQBunLGwjGJ1wpp5xq4uNtif+oL3c0aLaazEL58Fgd8zeUSnXsBYRo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=GdUICceG; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-412a87f0d8eso2800465e9.2 for ; Mon, 26 Feb 2024 06:02:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1708956139; x=1709560939; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=RKZ18lBh1OnYQ3TyOPJzfLNre2iMelEjg2dX28Xj+Jw=; b=GdUICceGYcRRvNuyMqYXTack4QGx32xB+VN6uaS7NP5YFnDRgGD4LKGq1jteD0KFw8 hw+VLxClSSg1X+x3wIvzWAlDkSo+ICOh7amLQ+y8QyPMAiHTpHHFilHZNMUMV8wamhk9 zU8L/vktGShU9kCZylxrPKoIFMuygRhbFlZiFBhX2Ixqtgrk5bPPUHPyxJEx5VX6MaeU ZgUbP13VZxfbSA2UDPGDSMa0n4UHYSKK+4qUv0lDRgIQHNoIq/JnfOa4qfl4H7os1ahm Tb0JCFkGVuep7TiL9T2Ola5CoNFwXfybwvVF3pqQ5/vg/lJ6UXSRNoJSW7O1Lzb4JMjL zpZw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1708956139; x=1709560939; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=RKZ18lBh1OnYQ3TyOPJzfLNre2iMelEjg2dX28Xj+Jw=; b=adiZLF9u4QtZyN7G1d57RyobOf4SI8uBvDKnQh9uHLtWlS+G3EPs3mpmnmRtyrrhr5 Vq97u+ftjulTwBu8I2Epl2pAe6LCB1LdYwybxNlm3YbGAPd0szn5DBhoCoiB92WhrExG +Kp/ygQyEuZbxl/o8HTkuB6CAiLUv0BX+86JGpE9/SBzqQ1AJXwpe6Lg3AWjIce+tBkz V6VO39xOFytXBhccDhwrFrgFcWhDLiEFPu7fddf6nBEym3qCij9pwe3L21KknDwgJlAi DiX4XVB/G50gb62e1fcjN7hGd64TvcEPv6LUpRyMdqjOLTp5YzGQrn7X4uySYZdmJZMg /8Tw== X-Forwarded-Encrypted: i=1; AJvYcCV/TDIq95fY9ucrNsxjObePAiaMkkiPtBt0SoJsPsYiglLjQphLKv0gpfqoMmJGDFzbsaxIiBrZjblP3v01YJnJ1oxvMxTqKm1pGK7J X-Gm-Message-State: AOJu0Yw588mxvgyLU7SFMKv4rvqFquykuvI0YX0NdBeDNes6mEGA/8yN St0i71pC8FCFbqQV/6Atdv3RwHPY/8aV26272kjUcjvyF8eKMtDDqDd36yIFBT4= X-Received: by 2002:a05:600c:3ba6:b0:412:9694:71a9 with SMTP id n38-20020a05600c3ba600b00412969471a9mr4216263wms.10.1708956138677; Mon, 26 Feb 2024 06:02:18 -0800 (PST) Received: from [127.0.1.1] ([93.5.22.158]) by smtp.googlemail.com with ESMTPSA id d33-20020a05600c4c2100b004129f87a2c6sm2838475wmp.1.2024.02.26.06.02.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 26 Feb 2024 06:02:18 -0800 (PST) From: Alexandre Mergnat Date: Mon, 26 Feb 2024 15:01:46 +0100 Subject: [PATCH 08/18] ASoC: mediatek: mt8365: Add DMIC DAI support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240226-audio-i350-v1-8-4fa1cea1667f@baylibre.com> References: <20240226-audio-i350-v1-0-4fa1cea1667f@baylibre.com> In-Reply-To: <20240226-audio-i350-v1-0-4fa1cea1667f@baylibre.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Lee Jones , Flora Fu , Jaroslav Kysela , Takashi Iwai , Sumit Semwal , =?utf-8?q?Christian_K=C3=B6nig?= , Catalin Marinas , Will Deacon Cc: linux-sound@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-media@vger.kernel.org, dri-devel@lists.freedesktop.org, linaro-mm-sig@lists.linaro.org, Alexandre Mergnat X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=14289; i=amergnat@baylibre.com; h=from:subject:message-id; bh=WhYTUc5nyLor7cp1cySzYWqCVaRGz/+mjJw6xD9dCo0=; b=owEBbQKS/ZANAwAKAStGSZ1+MdRFAcsmYgBl3JncI9fvx+/egkjArf7CY8inuUTtBgKzEp47N8ZO 3IPFHNCJAjMEAAEKAB0WIQQjG17X8+qqcA5g/osrRkmdfjHURQUCZdyZ3AAKCRArRkmdfjHURSV/D/ 0chIIqI6FUHeI7rRyihvR4ao/+dJLrwRvRzV1gWduyCMyDnOnG9QMAxzkX83YhMAt7d+r+HlnAR61G TpbHsY7gZjSLhmfmRqeoQzZjWtlU05XmVKei9kqXU5DHUqCssQKgF7xcKqY+Fc5RIbvpNAu2Uriu6P PtA74cu9Uec9CzGpzv/RpzqZN5tTNw1YoVCxMlH7TqL2WcLw00vHeXrjsUOdVTSKzTnMfZSoT46dVy RibkVryYVmmTHlirWYr26IXaJ4qXjQxJAOuTFgY4tQ9bYA17Fw8P9Glo+aR8Aa2eoUWAmsWy6YvLPI 5KTPJc2dNcXcVe7qNzNi2Tb0+CInKcQkvCHoo37+48fIdUrF1ZCTMBwOu+x2bFvHsIPJK9Ijv+wDXK j23azVQnMnqT5//fRCBcFvZkF3j9XwROqh0h1BvDNMTlSfqmQRzzBLQQrJyNpIs+30CSMudqAHzlS8 Ud+z0CIRayTz++KjLE0d8zZU4THFoLJ8fstDuK0ZheuTJjS/6XQUn3NRgq77t8Ws523/Mtbra70MvU Xl7QKbp+q6kRqCb/9FKWPpMS8sUAXAENgXdjhfFbNJjCDgJ3lVXsJxCvn5p4dX4F7C8Mz81Xtb1caU 7wFCOam22CxUM1+2Sts1vWXfpjOFUQBHIQwGJMhRcFHK0Q7JfR13ehzBxXqw== X-Developer-Key: i=amergnat@baylibre.com; a=openpgp; fpr=231B5ED7F3EAAA700E60FE8B2B46499D7E31D445 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1791970635892998277 X-GMAIL-MSGID: 1791970635892998277 Add Digital Micro Device Audio Interface support for MT8365 SoC. Signed-off-by: Alexandre Mergnat --- sound/soc/mediatek/mt8365/mt8365-dai-dmic.c | 475 ++++++++++++++++++++++++++++ 1 file changed, 475 insertions(+) diff --git a/sound/soc/mediatek/mt8365/mt8365-dai-dmic.c b/sound/soc/mediatek/mt8365/mt8365-dai-dmic.c new file mode 100644 index 000000000000..1e59f456b7c9 --- /dev/null +++ b/sound/soc/mediatek/mt8365/mt8365-dai-dmic.c @@ -0,0 +1,475 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Mediatek 8365 ALSA SoC Audio DAI DMIC Control + * + * Copyright (c) 2024 MediaTek Inc. + * Authors: Jia Zeng + * Alexandre Mergnat + */ + +#include +#include +#include +#include "mt8365-afe-clk.h" +#include "mt8365-afe-common.h" + +struct mt8365_dmic_data { + bool two_wire_mode; + unsigned int clk_phase_sel_ch1; + unsigned int clk_phase_sel_ch2; + bool iir_on; + unsigned int irr_mode; + unsigned int dmic_mode; + unsigned int dmic_channel; +}; + +/* DAI Drivers */ + +static void audio_dmic_adda_enable(struct mtk_base_afe *afe) +{ + mt8365_dai_enable_adda_on(afe); + regmap_update_bits(afe->regmap, AFE_ADDA_UL_DL_CON0, + AFE_ADDA_UL_DL_DMIC_CLKDIV_ON, AFE_ADDA_UL_DL_DMIC_CLKDIV_ON); +} + +static void audio_dmic_adda_disable(struct mtk_base_afe *afe) +{ + regmap_update_bits(afe->regmap, AFE_ADDA_UL_DL_CON0, + AFE_ADDA_UL_DL_DMIC_CLKDIV_ON, ~AFE_ADDA_UL_DL_DMIC_CLKDIV_ON); + mt8365_dai_disable_adda_on(afe); +} + +static void mt8365_dai_enable_dmic(struct mtk_base_afe *afe, + struct snd_pcm_substream *substream, + struct snd_soc_dai *dai) +{ + struct mt8365_afe_private *afe_priv = afe->platform_priv; + struct mt8365_dmic_data *dmic_data = afe_priv->dai_priv[MT8365_AFE_IO_DMIC]; + unsigned int val_mask; + + /* val and mask will be always same to enable */ + val_mask = DMIC_TOP_CON_CH1_ON | + DMIC_TOP_CON_CH2_ON | + DMIC_TOP_CON_SRC_ON; + + switch (dmic_data->dmic_channel) { + case 8: + fallthrough; + case 7: + regmap_update_bits(afe->regmap, AFE_DMIC3_UL_SRC_CON0, + val_mask, val_mask); + fallthrough; + case 6: + fallthrough; + case 5: + regmap_update_bits(afe->regmap, AFE_DMIC2_UL_SRC_CON0, + val_mask, val_mask); + fallthrough; + case 4: + fallthrough; + case 3: + regmap_update_bits(afe->regmap, AFE_DMIC1_UL_SRC_CON0, + val_mask, val_mask); + fallthrough; + case 2: + fallthrough; + case 1: + regmap_update_bits(afe->regmap, AFE_DMIC0_UL_SRC_CON0, + val_mask, val_mask); + break; + default: + break; + } +} + +static void mt8365_dai_disable_dmic(struct mtk_base_afe *afe, + struct snd_pcm_substream *substream, + struct snd_soc_dai *dai) +{ + struct mt8365_afe_private *afe_priv = afe->platform_priv; + struct mt8365_dmic_data *dmic_data = afe_priv->dai_priv[MT8365_AFE_IO_DMIC]; + unsigned int val, mask; + + dev_info(afe->dev, "%s dmic_channel %d\n", + __func__, dmic_data->dmic_channel); + + mask = DMIC_TOP_CON_CH1_ON | + DMIC_TOP_CON_CH2_ON | + DMIC_TOP_CON_SRC_ON | + DMIC_TOP_CON_SDM3_LEVEL_MODE; + + /* CH1, CH1 and ARC = 0 */ + val = DMIC_TOP_CON_SDM3_DE_SELECT; + + switch (dmic_data->dmic_channel) { + case 8: + fallthrough; + case 7: + regmap_update_bits(afe->regmap, AFE_DMIC3_UL_SRC_CON0, + mask, val); + + fallthrough; + case 6: + fallthrough; + case 5: + regmap_update_bits(afe->regmap, AFE_DMIC2_UL_SRC_CON0, + mask, val); + fallthrough; + case 4: + case 3: + regmap_update_bits(afe->regmap, AFE_DMIC1_UL_SRC_CON0, + mask, val); + fallthrough; + case 2: + fallthrough; + case 1: + regmap_update_bits(afe->regmap, AFE_DMIC0_UL_SRC_CON0, + mask, val); + regmap_update_bits(afe->regmap, AFE_DMIC0_UL_SRC_CON0, + DMIC_TOP_CON_CH2_ON, 0); + regmap_update_bits(afe->regmap, AFE_DMIC0_UL_SRC_CON0, + DMIC_TOP_CON_SRC_ON, 0); + regmap_update_bits(afe->regmap, AFE_DMIC0_UL_SRC_CON0, + DMIC_TOP_CON_SDM3_LEVEL_MODE, + DMIC_TOP_CON_SDM3_DE_SELECT); + break; + default: + break; + } +} + +static const struct reg_sequence mt8365_afe_dmic_iir_coeff_reg_defaults[] = { + { AFE_DMIC0_IIR_COEF_02_01, 0x00000000 }, + { AFE_DMIC0_IIR_COEF_04_03, 0x00003FB8 }, + { AFE_DMIC0_IIR_COEF_06_05, 0x3FB80000 }, + { AFE_DMIC0_IIR_COEF_08_07, 0x3FB80000 }, + { AFE_DMIC0_IIR_COEF_10_09, 0x0000C048 }, + { AFE_DMIC1_IIR_COEF_02_01, 0x00000000 }, + { AFE_DMIC1_IIR_COEF_04_03, 0x00003FB8 }, + { AFE_DMIC1_IIR_COEF_06_05, 0x3FB80000 }, + { AFE_DMIC1_IIR_COEF_08_07, 0x3FB80000 }, + { AFE_DMIC1_IIR_COEF_10_09, 0x0000C048 }, + { AFE_DMIC2_IIR_COEF_02_01, 0x00000000 }, + { AFE_DMIC2_IIR_COEF_04_03, 0x00003FB8 }, + { AFE_DMIC2_IIR_COEF_06_05, 0x3FB80000 }, + { AFE_DMIC2_IIR_COEF_08_07, 0x3FB80000 }, + { AFE_DMIC2_IIR_COEF_10_09, 0x0000C048 }, + { AFE_DMIC3_IIR_COEF_02_01, 0x00000000 }, + { AFE_DMIC3_IIR_COEF_04_03, 0x00003FB8 }, + { AFE_DMIC3_IIR_COEF_06_05, 0x3FB80000 }, + { AFE_DMIC3_IIR_COEF_08_07, 0x3FB80000 }, + { AFE_DMIC3_IIR_COEF_10_09, 0x0000C048 }, +}; + +static int mt8365_dai_load_dmic_iir_coeff_table(struct mtk_base_afe *afe) +{ + return regmap_multi_reg_write(afe->regmap, + mt8365_afe_dmic_iir_coeff_reg_defaults, + ARRAY_SIZE(mt8365_afe_dmic_iir_coeff_reg_defaults)); +} + +static int mt8365_dai_configure_dmic(struct mtk_base_afe *afe, + struct snd_pcm_substream *substream, + struct snd_soc_dai *dai) +{ + struct mt8365_afe_private *afe_priv = afe->platform_priv; + struct mt8365_dmic_data *dmic_data = afe_priv->dai_priv[MT8365_AFE_IO_DMIC]; + bool two_wire_mode = dmic_data->two_wire_mode; + unsigned int clk_phase_sel_ch1 = dmic_data->clk_phase_sel_ch1; + unsigned int clk_phase_sel_ch2 = dmic_data->clk_phase_sel_ch2; + bool iir_on = dmic_data->iir_on; + unsigned int irr_mode = dmic_data->irr_mode; + unsigned int dmic_mode = dmic_data->dmic_mode; + unsigned int val = 0; + unsigned int channels = dai->channels; + unsigned int rate = dai->rate; + + dmic_data->dmic_channel = channels; + + dev_info(afe->dev, "%s dmic_channel %d dmic_rate %d dmic_mode %d\n", + __func__, dmic_data->dmic_channel, rate, dmic_mode); + + val |= DMIC_TOP_CON_SDM3_LEVEL_MODE; + + if (dmic_mode > DMIC_MODE_1P625M) + val |= DMIC_TOP_CON_LOW_POWER_MODE(dmic_mode); + else { + val |= DMIC_TOP_CON_LOW_POWER_MODE(0) | + FIELD_PREP(DMIC_TOP_CON_INPUT_MODE, dmic_mode); + } + + if (two_wire_mode) { + val |= DMIC_TOP_CON_TWO_WIRE_MODE; + } else { + val |= FIELD_PREP(DMIC_TOP_CON_CK_PHASE_SEL_CH1, clk_phase_sel_ch1); + val |= FIELD_PREP(DMIC_TOP_CON_CK_PHASE_SEL_CH2, clk_phase_sel_ch2); + } + + switch (rate) { + case 48000: + val |= DMIC_TOP_CON_VOICE_MODE_48K; + break; + case 32000: + val |= DMIC_TOP_CON_VOICE_MODE_32K; + break; + case 16000: + val |= DMIC_TOP_CON_VOICE_MODE_16K; + break; + case 8000: + val |= DMIC_TOP_CON_VOICE_MODE_8K; + break; + default: + return -EINVAL; + } + + if (iir_on) { + if (irr_mode == IIR_MODE0) + mt8365_dai_load_dmic_iir_coeff_table(afe); /* SW mode */ + val |= FIELD_PREP(DMIC_TOP_CON_IIR_MODE, irr_mode); + val |= DMIC_TOP_CON_IIR_ON; + } + + switch (dmic_data->dmic_channel) { + case 8: + fallthrough; + case 7: + regmap_update_bits(afe->regmap, AFE_DMIC3_UL_SRC_CON0, + DMIC_TOP_CON_CONFIG_MASK, val); + fallthrough; + case 6: + fallthrough; + case 5: + regmap_update_bits(afe->regmap, AFE_DMIC2_UL_SRC_CON0, + DMIC_TOP_CON_CONFIG_MASK, val); + fallthrough; + case 4: + fallthrough; + case 3: + regmap_update_bits(afe->regmap, AFE_DMIC1_UL_SRC_CON0, + DMIC_TOP_CON_CONFIG_MASK, val); + fallthrough; + case 2: + fallthrough; + case 1: + regmap_update_bits(afe->regmap, AFE_DMIC0_UL_SRC_CON0, + DMIC_TOP_CON_CONFIG_MASK, val); + break; + default: + return -EINVAL; + } + + return 0; +} + +static int mt8365_dai_dmic_startup(struct snd_pcm_substream *substream, + struct snd_soc_dai *dai) +{ + struct mtk_base_afe *afe = snd_soc_dai_get_drvdata(dai); + + mt8365_afe_enable_main_clk(afe); + + mt8365_afe_enable_top_cg(afe, MT8365_TOP_CG_DMIC0_ADC); + mt8365_afe_enable_top_cg(afe, MT8365_TOP_CG_DMIC1_ADC); + mt8365_afe_enable_top_cg(afe, MT8365_TOP_CG_DMIC2_ADC); + mt8365_afe_enable_top_cg(afe, MT8365_TOP_CG_DMIC3_ADC); + + audio_dmic_adda_enable(afe); + + return 0; +} + +static void mt8365_dai_dmic_shutdown(struct snd_pcm_substream *substream, + struct snd_soc_dai *dai) +{ + struct mtk_base_afe *afe = snd_soc_dai_get_drvdata(dai); + + mt8365_dai_disable_dmic(afe, substream, dai); + audio_dmic_adda_disable(afe); + /* HW Request delay 125ms before CG off */ + udelay(125); + mt8365_afe_disable_top_cg(afe, MT8365_TOP_CG_DMIC3_ADC); + mt8365_afe_disable_top_cg(afe, MT8365_TOP_CG_DMIC2_ADC); + mt8365_afe_disable_top_cg(afe, MT8365_TOP_CG_DMIC1_ADC); + mt8365_afe_disable_top_cg(afe, MT8365_TOP_CG_DMIC0_ADC); + + mt8365_afe_disable_main_clk(afe); +} + +static int mt8365_dai_dmic_prepare(struct snd_pcm_substream *substream, + struct snd_soc_dai *dai) +{ + struct mtk_base_afe *afe = snd_soc_dai_get_drvdata(dai); + + mt8365_dai_configure_dmic(afe, substream, dai); + mt8365_dai_enable_dmic(afe, substream, dai); + + return 0; +} + +static const struct snd_soc_dai_ops mt8365_afe_dmic_ops = { + .startup = mt8365_dai_dmic_startup, + .shutdown = mt8365_dai_dmic_shutdown, + .prepare = mt8365_dai_dmic_prepare, +}; + +static struct snd_soc_dai_driver mtk_dai_dmic_driver[] = { + { + .name = "DMIC", + .id = MT8365_AFE_IO_DMIC, + .capture = { + .stream_name = "DMIC Capture", + .channels_min = 1, + .channels_max = 8, + .rates = SNDRV_PCM_RATE_8000 | + SNDRV_PCM_RATE_16000 | + SNDRV_PCM_RATE_32000 | + SNDRV_PCM_RATE_48000, + .formats = SNDRV_PCM_FMTBIT_S16_LE | + SNDRV_PCM_FMTBIT_S32_LE, + }, + .ops = &mt8365_afe_dmic_ops, + } +}; + +/* DAI Controls */ + +static int mt8365_afe_dmic_mode_get(struct snd_kcontrol *kcontrol, + struct snd_ctl_elem_value *ucontrol) +{ + struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol); + struct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt); + struct mt8365_afe_private *afe_priv = afe->platform_priv; + struct mt8365_dmic_data *dmic_data = afe_priv->dai_priv[MT8365_AFE_IO_DMIC]; + + ucontrol->value.integer.value[0] = dmic_data->dmic_mode; + + return 0; +} + +static int mt8365_afe_dmic_mode_put(struct snd_kcontrol *kcontrol, + struct snd_ctl_elem_value *ucontrol) +{ + struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol); + struct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt); + struct mt8365_afe_private *afe_priv = afe->platform_priv; + struct mt8365_dmic_data *dmic_data = afe_priv->dai_priv[MT8365_AFE_IO_DMIC]; + + unsigned int val = ucontrol->value.integer.value[0]; + + if (dmic_data->dmic_mode == val) + return 0; + + dmic_data->dmic_mode = ucontrol->value.integer.value[0]; + + return 0; +} + +static const char *const dmic_mode_func[] = { + ENUM_TO_STR(DMIC_MODE_3P25M), + ENUM_TO_STR(DMIC_MODE_1P625M), + ENUM_TO_STR(DMIC_MODE_812P5K), + ENUM_TO_STR(DMIC_MODE_406P25K), +}; + +static const struct soc_enum mt8365_afe_soc_enum = + SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(dmic_mode_func), dmic_mode_func); + +static const struct snd_kcontrol_new mtk_dai_dmic_controls[] = { + SOC_ENUM_EXT("DMIC_Mode_Select", + mt8365_afe_soc_enum, + mt8365_afe_dmic_mode_get, + mt8365_afe_dmic_mode_put), +}; + +/* DAI widget */ + +static const struct snd_soc_dapm_widget mtk_dai_dmic_widgets[] = { + SND_SOC_DAPM_INPUT("DMIC In"), +}; + +/* DAI route */ + +static const struct snd_soc_dapm_route mtk_dai_dmic_routes[] = { + {"I14", NULL, "DMIC Capture"}, + {"I15", NULL, "DMIC Capture"}, + {"I16", NULL, "DMIC Capture"}, + {"I17", NULL, "DMIC Capture"}, + {"I18", NULL, "DMIC Capture"}, + {"I19", NULL, "DMIC Capture"}, + {"I20", NULL, "DMIC Capture"}, + {"I21", NULL, "DMIC Capture"}, + {"DMIC Capture", NULL, "DMIC In"}, +}; + + +static int init_dmic_priv_data(struct mtk_base_afe *afe) +{ + struct mt8365_afe_private *afe_priv = afe->platform_priv; + struct mt8365_dmic_data *dmic_priv; + struct device_node *np = afe->dev->of_node; + unsigned int temps[4]; + int ret; + + dmic_priv = devm_kzalloc(afe->dev, sizeof(struct mt8365_dmic_data), + GFP_KERNEL); + if (!dmic_priv) + return -ENOMEM; + + ret = of_property_read_u32_array(np, "mediatek,dmic-mode", + &temps[0], + 1); + if (ret == 0) + dmic_priv->dmic_mode = temps[0]; + + dmic_priv->two_wire_mode = of_property_read_bool(np, + "mediatek,dmic-two-wire-mode"); + + ret = of_property_read_u32_array(np, "mediatek,dmic-clk-phases", + &temps[0], + 2); + if (ret == 0) { + dmic_priv->clk_phase_sel_ch1 = temps[0]; + dmic_priv->clk_phase_sel_ch2 = temps[1]; + } else if (!dmic_priv->two_wire_mode) { + dmic_priv->clk_phase_sel_ch1 = 0; + dmic_priv->clk_phase_sel_ch2 = 4; + } + + dmic_priv->iir_on = of_property_read_bool(np, + "mediatek,dmic-iir-on"); + + if (dmic_priv->iir_on) { + ret = of_property_read_u32_array(np, "mediatek,dmic-irr-mode", + &temps[0], + 1); + if (ret == 0) + dmic_priv->irr_mode = temps[0]; + } + + afe_priv->dai_priv[MT8365_AFE_IO_DMIC] = dmic_priv; + return 0; +} + +int mt8365_dai_dmic_register(struct mtk_base_afe *afe) +{ + struct mtk_base_afe_dai *dai; + + dev_dbg(afe->dev, "%s()\n", __func__); + + dai = devm_kzalloc(afe->dev, sizeof(*dai), GFP_KERNEL); + if (!dai) + return -ENOMEM; + + list_add(&dai->list, &afe->sub_dais); + + dai->dai_drivers = mtk_dai_dmic_driver; + dai->num_dai_drivers = ARRAY_SIZE(mtk_dai_dmic_driver); + dai->controls = mtk_dai_dmic_controls; + dai->num_controls = ARRAY_SIZE(mtk_dai_dmic_controls); + dai->dapm_widgets = mtk_dai_dmic_widgets; + dai->num_dapm_widgets = ARRAY_SIZE(mtk_dai_dmic_widgets); + dai->dapm_routes = mtk_dai_dmic_routes; + dai->num_dapm_routes = ARRAY_SIZE(mtk_dai_dmic_routes); + + return init_dmic_priv_data(afe); +}