From patchwork Sat Feb 24 09:12:35 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 205802 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:a81b:b0:108:e6aa:91d0 with SMTP id bq27csp1058856dyb; Sat, 24 Feb 2024 01:13:55 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCXzwZCnmdXiVomW/vR9aODo6qv0NzNbRF2z0He7H7q1CdZ8VNr8ljv/dpIluJ3heklpTxk15QM0906iIzoUfu2iuqmHUA== X-Google-Smtp-Source: AGHT+IFMJLzYa2ArPyHJRJK+UQ/rzetgoFIZU0XntAlZ4PaCDQS+jayU2F40JcYd7/V5SoyAUoFT X-Received: by 2002:a05:6870:702a:b0:21e:c23e:962a with SMTP id u42-20020a056870702a00b0021ec23e962amr2361898oae.55.1708766035541; Sat, 24 Feb 2024 01:13:55 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708766035; cv=pass; d=google.com; s=arc-20160816; b=DLYx5wAyS73iadF/MbrOUaBuGx2RPz+OlkcAJZWR1eCI+RWLxP8hkTzN1G4mB05IS/ DVPLi5jZ98FoK/LRHOHmPqeHXKPp3KX31KOCbz6TDrVHoFn83k0wDStKbnWEo/nmlMLx VvmDTxJk0JlN2mtbTgvVgVIjQvoaIelpGS0C1QK4Hl/B5GCyCzcY+GMXQ78pvsCEXNt6 Qo3dJRK4ezQuR02+HgCiX1iHjloR+2SnxQMVMV2yl/S62Hctv/cf/vgscohCFaSinnTV R3CyIDt+O8SPyc1KY/gTdISYhgkH6rK/6cwvo+jGxTpoFZxoju2cbSn9UxUWRlxQyRKQ znyw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=Y3V9HFRuoqtjW1LykcoyHkl9RX/XvqqL8Qk3NeqSQF4=; fh=UHpDHsGvV06XsSod5Do1Z7vQKPkvT1UIfWlQxu3OgcA=; b=FKmSn5Wghbf0DSTmk5+XuxiH6loNQFNOmtzJ0EfyrjH4+o2QchRBxttLPM2vvClajV akb+cQjUeMdxuJG976g1UP/y3IAVdZBj7gE+zYkd+/eY90BMAV2MUPwt15tnNYUvIxi9 5ST0Xpn5iYTqD3ir+sSurdOELxnYuv3Yd8Vu/eF88G8CPDpF/ATfoc6qUV6QSPOjqbJU et191DkAwFnTS+yWroVpkeitlReSvDLHxwH8k+Rtm8Xz1kr19tQCuZ5CRBu6eROpqa2T ZhVzn82o7P4/kD6Tg9JbbocfMKUHchcU17D4mB24CC4sC0PpoECm1dDEb4RRg/7WpzGW g/SQ==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Zru7m329; arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass dkdomain=linaro.org dmarc=pass fromdomain=linaro.org); spf=pass (google.com: domain of linux-kernel+bounces-79534-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-79534-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [2604:1380:40f1:3f00::1]) by mx.google.com with ESMTPS id i12-20020a63e44c000000b005d8e283c1ebsi639692pgk.840.2024.02.24.01.13.55 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 24 Feb 2024 01:13:55 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-79534-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Zru7m329; arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass dkdomain=linaro.org dmarc=pass fromdomain=linaro.org); spf=pass (google.com: domain of linux-kernel+bounces-79534-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-79534-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id AF82AB23040 for ; Sat, 24 Feb 2024 09:13:28 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id E864222EF6; Sat, 24 Feb 2024 09:12:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="Zru7m329" Received: from mail-ed1-f54.google.com (mail-ed1-f54.google.com [209.85.208.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1B8CB18E2A for ; Sat, 24 Feb 2024 09:12:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708765966; cv=none; b=tA0DbXNI5+JUHz2qu6Muaozy9nvK+ctUzBjQyIySrC3nMYU2TLG1OY/ht7csgYszcrMpb15CDg8NuF/zBVxkWaETbS8TSXie6QBqwGr44lmNViOEIyfhcu0CwOqndl33Kvf9bADRcftnC59cmcZ60uxE6S6KM0OW3k0aH5DdUrk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708765966; c=relaxed/simple; bh=tEtR/F26NrPfZmPfy9jCU2rCqh9zqVAXMlZEQCwoR6o=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=YqMka7GQ3vN9ySCnmKhCUeCEfoBanF8+HZeXA0az4jDRFWMqh0dws2MfAPgt6fcBvCg3NW0iXPhpPQEB9TMdwNx8QlLLiI3XfHsT/8OS45FKUJy0JnxfrwyX64pmhAAnEoa2VBUrTFJaLNztgLb5bTwIlxnYrKVLJKE/BFODwA8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=Zru7m329; arc=none smtp.client-ip=209.85.208.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Received: by mail-ed1-f54.google.com with SMTP id 4fb4d7f45d1cf-563bb51c36eso1348219a12.2 for ; Sat, 24 Feb 2024 01:12:43 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1708765962; x=1709370762; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Y3V9HFRuoqtjW1LykcoyHkl9RX/XvqqL8Qk3NeqSQF4=; b=Zru7m3298vACTpUAjkK34t2jE19/7eERe5jtMEK19+OqQIZbc3V3idaLU+mjzUAtVk obg7XLsHjgm5H1vpPNsZ8tingaG+lNBLw58VR1/OgmA/Ul3y9xpyktbbscF81WCWGlt4 B7csRRDYVP+/Fy4b3O2SBSiCOoml/6czl/+4yCz78PP7uon97hbP2HNQ5Uep0vvPMKIe aGwTxW8pUutbeJGPi3y539EA9vFpEeEZuuzZSNHkQe28o5SlHR4LCxWEeaVeFamWk422 mdQF0QpYe53uuvfw2O3F0rN2OnKVJfL03OMaL4P4kZnD9btFQZZ6c6b2ZkC4870eq098 hqzA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1708765962; x=1709370762; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Y3V9HFRuoqtjW1LykcoyHkl9RX/XvqqL8Qk3NeqSQF4=; b=un7MpZrxM3+3kuY0yg8I5azM3SwxuDoB2jFMFaNZ7Qa8qnRb8avTB7mv9+OYSw45JO tKD7nm568jMk4mmH2wRAfDfCbKA99PqebcTCawEGG4bMGs9q9xvLGyhoyN5wqii5f/vB m9dUlZyxSyYz1XoNasKIcrqlnQ/8wQZ1GS1sV6i0TczrgTCv01OhYtacV7ZuZatRphPk W+Q3BIr3z75dTwnHYrfew1jiFfz3NUO/ZvkaPQS804RXbhzSe+6B2JUgjP2x1SR2GBFo iQXKgPEj5yWjKFjf//pI7VDTqSBDwbO8qSyiqwGoI4yZD5B5TEtKkdVoQgzwLKIVdY6A L2HQ== X-Forwarded-Encrypted: i=1; AJvYcCX3M4E7GFAsT4mh48zu6qC5brmXMF4cVm27KqMgklmirXPEz9txai2JJNfy327R848j1C4XKTHd9nYGICOusl+Krc3kFs+UyGj7WaUe X-Gm-Message-State: AOJu0Yw1Tt35xQsfqBw2vbauneJQNu35qLt70h0z3zq1a8SAyMjFsp1U va8onrHGaZxHP5SXSeM/NnZwTeIhhB5U/E2wgp3SafAiTtgffGN298zXwb7UQbY= X-Received: by 2002:a05:6402:d72:b0:565:a7b2:2703 with SMTP id ec50-20020a0564020d7200b00565a7b22703mr446912edb.1.1708765962305; Sat, 24 Feb 2024 01:12:42 -0800 (PST) Received: from krzk-bin.. ([178.197.222.116]) by smtp.gmail.com with ESMTPSA id s8-20020a056402164800b005652f6a9533sm363120edx.74.2024.02.24.01.12.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 24 Feb 2024 01:12:41 -0800 (PST) From: Krzysztof Kozlowski To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Mathieu Poirier , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-remoteproc@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH 2/3] dt-bindings: clock: ti: remove unstable remark Date: Sat, 24 Feb 2024 10:12:35 +0100 Message-Id: <20240224091236.10146-2-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240224091236.10146-1-krzysztof.kozlowski@linaro.org> References: <20240224091236.10146-1-krzysztof.kozlowski@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1791771054853694236 X-GMAIL-MSGID: 1791771054853694236 Several TI SoC clock bindings were marked as work-in-progress / unstable between 2013-2016, for example in commit f60b1ea5ea7a ("CLK: TI: add support for gate clock"). It was enough of time to consider them stable and expect usual ABI rules. Signed-off-by: Krzysztof Kozlowski Acked-by: Rob Herring Acked-by: Stephen Boyd --- Documentation/devicetree/bindings/clock/ti/adpll.txt | 2 -- Documentation/devicetree/bindings/clock/ti/apll.txt | 2 -- Documentation/devicetree/bindings/clock/ti/autoidle.txt | 2 -- Documentation/devicetree/bindings/clock/ti/clockdomain.txt | 2 -- Documentation/devicetree/bindings/clock/ti/composite.txt | 2 -- Documentation/devicetree/bindings/clock/ti/divider.txt | 2 -- Documentation/devicetree/bindings/clock/ti/dpll.txt | 2 -- Documentation/devicetree/bindings/clock/ti/fapll.txt | 2 -- .../devicetree/bindings/clock/ti/fixed-factor-clock.txt | 2 -- Documentation/devicetree/bindings/clock/ti/gate.txt | 2 -- Documentation/devicetree/bindings/clock/ti/interface.txt | 2 -- Documentation/devicetree/bindings/clock/ti/mux.txt | 2 -- 12 files changed, 24 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/ti/adpll.txt b/Documentation/devicetree/bindings/clock/ti/adpll.txt index 4c8a2ce2cd70..3122360adcf3 100644 --- a/Documentation/devicetree/bindings/clock/ti/adpll.txt +++ b/Documentation/devicetree/bindings/clock/ti/adpll.txt @@ -1,7 +1,5 @@ Binding for Texas Instruments ADPLL clock. -Binding status: Unstable - ABI compatibility may be broken in the future - This binding uses the common clock binding[1]. It assumes a register-mapped ADPLL with two to three selectable input clocks and three to four children. diff --git a/Documentation/devicetree/bindings/clock/ti/apll.txt b/Documentation/devicetree/bindings/clock/ti/apll.txt index ade4dd4c30f0..bbd505c1199d 100644 --- a/Documentation/devicetree/bindings/clock/ti/apll.txt +++ b/Documentation/devicetree/bindings/clock/ti/apll.txt @@ -1,7 +1,5 @@ Binding for Texas Instruments APLL clock. -Binding status: Unstable - ABI compatibility may be broken in the future - This binding uses the common clock binding[1]. It assumes a register-mapped APLL with usually two selectable input clocks (reference clock and bypass clock), with analog phase locked diff --git a/Documentation/devicetree/bindings/clock/ti/autoidle.txt b/Documentation/devicetree/bindings/clock/ti/autoidle.txt index 7c735dde9fe9..05645a10a9e3 100644 --- a/Documentation/devicetree/bindings/clock/ti/autoidle.txt +++ b/Documentation/devicetree/bindings/clock/ti/autoidle.txt @@ -1,7 +1,5 @@ Binding for Texas Instruments autoidle clock. -Binding status: Unstable - ABI compatibility may be broken in the future - This binding uses the common clock binding[1]. It assumes a register mapped clock which can be put to idle automatically by hardware based on the usage and a configuration bit setting. Autoidle clock is never an individual diff --git a/Documentation/devicetree/bindings/clock/ti/clockdomain.txt b/Documentation/devicetree/bindings/clock/ti/clockdomain.txt index 9c6199249ce5..edf0b5d42768 100644 --- a/Documentation/devicetree/bindings/clock/ti/clockdomain.txt +++ b/Documentation/devicetree/bindings/clock/ti/clockdomain.txt @@ -1,7 +1,5 @@ Binding for Texas Instruments clockdomain. -Binding status: Unstable - ABI compatibility may be broken in the future - This binding uses the common clock binding[1] in consumer role. Every clock on TI SoC belongs to one clockdomain, but software only needs this information for specific clocks which require diff --git a/Documentation/devicetree/bindings/clock/ti/composite.txt b/Documentation/devicetree/bindings/clock/ti/composite.txt index 33ac7c9ad053..6f7e1331b546 100644 --- a/Documentation/devicetree/bindings/clock/ti/composite.txt +++ b/Documentation/devicetree/bindings/clock/ti/composite.txt @@ -1,7 +1,5 @@ Binding for TI composite clock. -Binding status: Unstable - ABI compatibility may be broken in the future - This binding uses the common clock binding[1]. It assumes a register-mapped composite clock with multiple different sub-types; diff --git a/Documentation/devicetree/bindings/clock/ti/divider.txt b/Documentation/devicetree/bindings/clock/ti/divider.txt index 9b13b32974f9..4d7c76f0b356 100644 --- a/Documentation/devicetree/bindings/clock/ti/divider.txt +++ b/Documentation/devicetree/bindings/clock/ti/divider.txt @@ -1,7 +1,5 @@ Binding for TI divider clock -Binding status: Unstable - ABI compatibility may be broken in the future - This binding uses the common clock binding[1]. It assumes a register-mapped adjustable clock rate divider that does not gate and has only one input clock or parent. By default the value programmed into diff --git a/Documentation/devicetree/bindings/clock/ti/dpll.txt b/Documentation/devicetree/bindings/clock/ti/dpll.txt index 37a7cb6ad07d..14a1b72c2e71 100644 --- a/Documentation/devicetree/bindings/clock/ti/dpll.txt +++ b/Documentation/devicetree/bindings/clock/ti/dpll.txt @@ -1,7 +1,5 @@ Binding for Texas Instruments DPLL clock. -Binding status: Unstable - ABI compatibility may be broken in the future - This binding uses the common clock binding[1]. It assumes a register-mapped DPLL with usually two selectable input clocks (reference clock and bypass clock), with digital phase locked diff --git a/Documentation/devicetree/bindings/clock/ti/fapll.txt b/Documentation/devicetree/bindings/clock/ti/fapll.txt index c19b3f253b8c..88986ef39ddd 100644 --- a/Documentation/devicetree/bindings/clock/ti/fapll.txt +++ b/Documentation/devicetree/bindings/clock/ti/fapll.txt @@ -1,7 +1,5 @@ Binding for Texas Instruments FAPLL clock. -Binding status: Unstable - ABI compatibility may be broken in the future - This binding uses the common clock binding[1]. It assumes a register-mapped FAPLL with usually two selectable input clocks (reference clock and bypass clock), and one or more child diff --git a/Documentation/devicetree/bindings/clock/ti/fixed-factor-clock.txt b/Documentation/devicetree/bindings/clock/ti/fixed-factor-clock.txt index 518e3c142276..dc69477b6e98 100644 --- a/Documentation/devicetree/bindings/clock/ti/fixed-factor-clock.txt +++ b/Documentation/devicetree/bindings/clock/ti/fixed-factor-clock.txt @@ -1,7 +1,5 @@ Binding for TI fixed factor rate clock sources. -Binding status: Unstable - ABI compatibility may be broken in the future - This binding uses the common clock binding[1], and also uses the autoidle support from TI autoidle clock [2]. diff --git a/Documentation/devicetree/bindings/clock/ti/gate.txt b/Documentation/devicetree/bindings/clock/ti/gate.txt index 4982615c01b9..a8e0335b006a 100644 --- a/Documentation/devicetree/bindings/clock/ti/gate.txt +++ b/Documentation/devicetree/bindings/clock/ti/gate.txt @@ -1,7 +1,5 @@ Binding for Texas Instruments gate clock. -Binding status: Unstable - ABI compatibility may be broken in the future - This binding uses the common clock binding[1]. This clock is quite much similar to the basic gate-clock [2], however, it supports a number of additional features. If no register diff --git a/Documentation/devicetree/bindings/clock/ti/interface.txt b/Documentation/devicetree/bindings/clock/ti/interface.txt index d3eb5ca92a7f..85fb1f2d2d28 100644 --- a/Documentation/devicetree/bindings/clock/ti/interface.txt +++ b/Documentation/devicetree/bindings/clock/ti/interface.txt @@ -1,7 +1,5 @@ Binding for Texas Instruments interface clock. -Binding status: Unstable - ABI compatibility may be broken in the future - This binding uses the common clock binding[1]. This clock is quite much similar to the basic gate-clock [2], however, it supports a number of additional features, including diff --git a/Documentation/devicetree/bindings/clock/ti/mux.txt b/Documentation/devicetree/bindings/clock/ti/mux.txt index b33f641f1043..cd56d3c1c09f 100644 --- a/Documentation/devicetree/bindings/clock/ti/mux.txt +++ b/Documentation/devicetree/bindings/clock/ti/mux.txt @@ -1,7 +1,5 @@ Binding for TI mux clock. -Binding status: Unstable - ABI compatibility may be broken in the future - This binding uses the common clock binding[1]. It assumes a register-mapped multiplexer with multiple input clock signals or parents, one of which can be selected as output. This clock does not