From patchwork Fri Feb 23 17:12:32 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yang Xiwen via B4 Relay X-Patchwork-Id: 205535 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:a81b:b0:108:e6aa:91d0 with SMTP id bq27csp722876dyb; Fri, 23 Feb 2024 09:13:58 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCXKcvwv21k7p+qivFAlY6/NK7l+m+9JX8mKPYPs8yTK3a3Iof81+0cKWXDBZKJqriGq6Uan+KebNLprTRkPPSslqkSe4Q== X-Google-Smtp-Source: AGHT+IFVwbZs7Tlq8/jehPeb0Lb95I5NfiDrpRJsfxJ06UyeMCBR2WqhyKkwY6iObbjOtlHWAxp3 X-Received: by 2002:a05:6102:1609:b0:470:5503:c9e4 with SMTP id cu9-20020a056102160900b004705503c9e4mr614377vsb.26.1708708438772; Fri, 23 Feb 2024 09:13:58 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708708438; cv=pass; d=google.com; s=arc-20160816; b=U+Ffdqo6DyZFSBXmS+5vVT6+/TMEPLfoPeuejwfDOs8LohYQctsmkx+iggJOJZLGRR Txew86YASnfWtoiLmKhblHNXOrZ9kvRE5G073buoBQL+qUx6GD/hJzeTfntPkIsSiQrS ciF7/NRUqfo5qyOB2irje5A3xJR/ybvgqLnEKNNgkVYvOk3jNQLoBhGiWXncXvoIZrOM 2wn8rQjO8ETV8axQ0nBVG6NvLuTvWKppBF9SxGhcB/KNy+F7G5pqfEjrUjMcddIBH+H3 hEoRXPHum99kg+875NXkNAOAgjymOu5cJV7OHTJqa4a2hVT9+Cx4+Eh6R2zr5DJltoBU ul6g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=reply-to:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:subject:date:from:dkim-signature; bh=+rVgq/OapA3JrgK71MvmtOOxZbh3xcaJY5lpqjzx2P0=; fh=wQGoUG11lPUmxarJq73ynDRWG+jhrafzWRxKEhmuLew=; b=cDPg/IiPQOOgR4fyiRisjSXFXqUVB9EY270EDwiup+BaYvx/VkbnZ2mThlYfzpapBQ vc/i/+pdVsVoTyM95DqlgvgHvUr1qub/DZI8iZMkaTdgEFfPoy7XgUAERMi+heVN1lee 0IBiWburpX0F4NZcech+9Dbe4eN1hBFWMKwuiysmed7FH3WlPNjnAO0E8Sa+634bi0CI JK+ScZouE2L/ubS/og+2s/ClaOl0199CFGXAaSgBX4MGauuNY/t/HtnCBEywB9H/WNEN QYrOq9DvcyYyDKcgr1ZtMJ0pdlr2OFT1UGIgZlR4SNzAe2uRDhN3uNXlKGOPSp84xpvD IFsA==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b="fC2/dqZG"; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-78802-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-78802-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id hv16-20020a67e690000000b0046cf0447645si2060307vsb.690.2024.02.23.09.13.58 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 23 Feb 2024 09:13:58 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-78802-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b="fC2/dqZG"; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-78802-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-78802-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 7C4011C22FA6 for ; Fri, 23 Feb 2024 17:13:58 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 0E68A13BAC0; Fri, 23 Feb 2024 17:12:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="fC2/dqZG" Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 28E9712D1E1; Fri, 23 Feb 2024 17:12:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708708355; cv=none; b=bwzjxKz5PnZBlyz4nQF/VcYZ/iIn+RO46tjxAskVUr7WjRoDFtAM+86IBiwm1sZvrRYtAvV4BttJtK2tuw7K4hsNMNNKa3xCBIcx602h+yGbaTaK9EpfvFjsXrbbYV7/ITC72dJ/af6xIRiRGWhGH97VNQNMhqIiuDV2/i17gDs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708708355; c=relaxed/simple; bh=C3fTofTVyWjVeb11QV21Y1dM1l/keFhLCAFZy441u1g=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=gzfrrvhgvQ2Y4xbZuy3sDjedbpPO1dMKI/qbgwDzMvoDZ2/1AfXQsO/bw+8/n4yaLuzMaGF82olZ4381xxt4BiLVc6p+QBc6/tEz0Kf7AEzYlV92xoTfWX8+lRSW7EM2yZVChsJCcSHIAZ535ToiJ7aEeGc+SqfBXg+vnu2+oAE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=fC2/dqZG; arc=none smtp.client-ip=10.30.226.201 Received: by smtp.kernel.org (Postfix) with ESMTPS id C432CC4167E; Fri, 23 Feb 2024 17:12:34 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1708708354; bh=C3fTofTVyWjVeb11QV21Y1dM1l/keFhLCAFZy441u1g=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=fC2/dqZGyBq7oYRevqeIrD98q2kNN9lA0SbSrMaN1ekqbCtNuopuRCH+aZ9QrNUXj u3eMaNrmrN1k5Smah1ALjGbX7oVmvhJEtb5qtUp5b8WFKa0cQ/LAUPqQkB/DnXLs1+ hhRPEj/oZbw6rDc9AT3Y9TGnTxXTNMuX31xDhrudz4aDyRXSz2xPCiEkY8qqr81QxP 2aIbaQmKz8Ch4lhG/uRV1Gu8Hr8cVyCLErPAKfXTOZFHyooX307foTyG8aYFIzUOty jgeDrwsjbnO9ZxxXVCSiYvB1+ghpNfZGSoUe8nS9DH5y/I8g2jAoxv9WT8H0mo77Sz UlZ2XKPL0KehQ== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id B1915C54E4A; Fri, 23 Feb 2024 17:12:34 +0000 (UTC) From: Yang Xiwen via B4 Relay Date: Sat, 24 Feb 2024 01:12:32 +0800 Subject: [PATCH v5 5/6] dt-bindings: clock: hisilicon,hisi-crg: add Hi3798MV200 SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240224-clk-mv200-v5-5-79f586d6e1a2@outlook.com> References: <20240224-clk-mv200-v5-0-79f586d6e1a2@outlook.com> In-Reply-To: <20240224-clk-mv200-v5-0-79f586d6e1a2@outlook.com> To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: David Yang , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Yang Xiwen , Rob Herring X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=ed25519-sha256; t=1708708351; l=8009; i=forbidden405@outlook.com; s=20230724; h=from:subject:message-id; bh=z/dlS9LIM5e5EMMGymeLOyZZaQ/Q0/TrSqzmyZYvl9k=; b=iq01GVefZVjIuhIZQCuXWE+kDG3Q0l+Z1otkbq/gj8G1MNWYjcRx4A882b44A2+EFnJLOsDob Dkbu+DOCeZ/ABxhzWSjaWHXdM6QdmwxA2fFT1wa+ihJM4ZWTyoWhpQ9 X-Developer-Key: i=forbidden405@outlook.com; a=ed25519; pk=qOD5jhp891/Xzc+H/PZ8LWVSWE3O/XCQnAg+5vdU2IU= X-Endpoint-Received: by B4 Relay for forbidden405@outlook.com/20230724 with auth_id=67 X-Original-From: Yang Xiwen Reply-To: X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1791710659972863516 X-GMAIL-MSGID: 1791710659972863516 From: Yang Xiwen This SoC is similar to Hi3798CV200. A few clock number definitions are also added. Acked-by: Rob Herring Signed-off-by: Yang Xiwen --- .../bindings/clock/hisilicon,hisi-crg.yaml | 2 + .../dt-bindings/clock/hisilicon,hi3798mv200-crg.h | 150 +++++++++++++++++++++ .../clock/hisilicon,hi3798mv200-sysctrl.h | 21 +++ 3 files changed, 173 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/hisilicon,hisi-crg.yaml b/Documentation/devicetree/bindings/clock/hisilicon,hisi-crg.yaml index ade84fda1c23..3f3e3333be22 100644 --- a/Documentation/devicetree/bindings/clock/hisilicon,hisi-crg.yaml +++ b/Documentation/devicetree/bindings/clock/hisilicon,hisi-crg.yaml @@ -23,6 +23,8 @@ properties: - hisilicon,hi3516cv300-sysctrl - hisilicon,hi3798cv200-crg - hisilicon,hi3798cv200-sysctrl + - hisilicon,hi3798mv200-crg + - hisilicon,hi3798mv200-sysctrl - const: syscon - const: simple-mfd diff --git a/include/dt-bindings/clock/hisilicon,hi3798mv200-crg.h b/include/dt-bindings/clock/hisilicon,hi3798mv200-crg.h new file mode 100644 index 000000000000..33df1e3ef1ee --- /dev/null +++ b/include/dt-bindings/clock/hisilicon,hi3798mv200-crg.h @@ -0,0 +1,150 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2024 Yang Xiwen + */ + +#ifndef __DT_BINDINGS_CLOCK_HI3798MV200_CRG_H +#define __DT_BINDINGS_CLOCK_HI3798MV200_CRG_H + +/* clocks provided by core CRG */ +#define HI3798MV200_OSC_CLK 0 +#define HI3798MV200_APB_CLK 1 +#define HI3798MV200_AHB_CLK 2 +#define HI3798MV200_APLL_CLK 3 +#define HI3798MV200_BPLL_CLK 4 +#define HI3798MV200_DPLL_CLK 5 +#define HI3798MV200_VPLL_CLK 6 +#define HI3798MV200_HPLL_CLK 7 +#define HI3798MV200_EPLL_CLK 8 +#define HI3798MV200_QPLL_CLK 9 +#define HI3798MV200_PERI_DIV_CLK 10 +#define HI3798MV200_CORE_BUS_CLK 11 +#define HI3798MV200_MDE0_BUS_CLK 12 +#define HI3798MV200_MDE1_BUS_CLK 13 +#define HI3798MV200_MDE2_BUS_CLK 14 +#define HI3798MV200_MDE3_BUS_CLK 15 +/* UART1 does not exist */ +#define HI3798MV200_UART2_CLK 16 +#define HI3798MV200_UART3_CLK 17 +#define HI3798MV200_I2C0_CLK 18 +#define HI3798MV200_I2C1_CLK 19 +#define HI3798MV200_I2C2_CLK 20 +#define HI3798MV200_SPI0_CLK 21 +#define HI3798MV200_SCI0_CLK 22 +#define HI3798MV200_SCI1_CLK 23 +#define HI3798MV200_VDH_CLK 24 +#define HI3798MV200_VDH_DSP_CLK 25 +#define HI3798MV200_JPGD_CLK 26 +#define HI3798MV200_PGD_CLK 27 +#define HI3798MV200_BPD_CLK 28 +#define HI3798MV200_VENV_CLK 29 +#define HI3798MV200_VENV_AXI_CLK 30 +#define HI3798MV200_JPGE_CLK 31 +#define HI3798MV200_TDE_CLK 32 +#define HI3798MV200_SDIO0_BIU_CLK 33 +#define HI3798MV200_SDIO0_CIU_CLK 34 +#define HI3798MV200_SDIO0_DRV_CLK 35 +#define HI3798MV200_SDIO0_SAMPLE_CLK 36 +#define HI3798MV200_MMC_BIU_CLK 37 +#define HI3798MV200_MMC_CIU_CLK 38 +#define HI3798MV200_MMC_DRV_CLK 39 +#define HI3798MV200_MMC_SAMPLE_CLK 40 +#define HI3798MV200_SATA_CLK 41 +#define HI3798MV200_SATA_RX_CLK 42 +#define HI3798MV200_SATA_CKO_ALIVE_CLK 43 +#define HI3798MV200_SATA_TX_CLK 44 +#define HI3798MV200_USB3_BUS_CLK 45 +#define HI3798MV200_USB3_REF_CLK 46 +#define HI3798MV200_USB3_SUSPEND_CLK 47 +#define HI3798MV200_USB3_PIPE_CLK 48 +#define HI3798MV200_USB3_UTMI_CLK 49 +#define HI3798MV200_USB3_GS_CLK 50 +#define HI3798MV200_USB3_GM_CLK 51 +#define HI3798MV200_USB2_BUS_CLK 52 +#define HI3798MV200_USB2_48M_CLK 53 +#define HI3798MV200_USB2_12M_CLK 54 +#define HI3798MV200_USB2_OTG_UTMI_CLK 55 +#define HI3798MV200_USB2_HST_PHY_CLK 56 +#define HI3798MV200_USB2_UTMI0_CLK 57 +#define HI3798MV200_USB2_UTMI1_CLK 58 +#define HI3798MV200_USB2_PHY1_REF_CLK 59 +#define HI3798MV200_USB2_PHY2_REF_CLK 60 +#define HI3798MV200_SHA0_CLK 61 +#define HI3798MV200_SHA1_CLK 62 +#define HI3798MV200_PMC_CLK 63 +#define HI3798MV200_GSF_CLK 64 +#define HI3798MV200_GMAC_CLK 65 +#define HI3798MV200_EXT_NETPHY_CLK 66 +#define HI3798MV200_ETH_BUS_CLK 67 +#define HI3798MV200_ETH_CLK 68 +#define HI3798MV200_GPU_CLK 69 +#define HI3798MV200_VO_BUS 70 +#define HI3798MV200_VO_SD 71 +#define HI3798MV200_VO_SDATE 72 +#define HI3798MV200_VDAC_CH0_CLK 73 +#define HI3798MV200_VO_HD 74 +#define HI3798MV200_VDP_CLK 75 +#define HI3798MV200_VDP_CFG_CLK 76 +#define HI3798MV200_VPSS_CLK 77 +#define HI3798MV200_PVR_BUS_CLK 78 +#define HI3798MV200_PVR_DMX_CLK 79 +#define HI3798MV200_PVR_27M_CLK 80 +#define HI3798MV200_PVR_TSI1_CLK 81 +#define HI3798MV200_PVR_TSI2_CLK 82 +#define HI3798MV200_PVR_TSI3_CLK 83 +#define HI3798MV200_PVR_TSI4_CLK 84 +#define HI3798MV200_PVR_TS0_CLK 85 +#define HI3798MV200_PVR_TSOUT0_CLK 86 +#define HI3798MV200_HDMITX_SSC_CLK 87 +#define HI3798MV200_HDMITX_SSC_BYPASS_CLK 88 +#define HI3798MV200_HDMITX_CTRL_24M_CLK 89 +#define HI3798MV200_HDMITX_CTRL_CEC_CLK 90 +#define HI3798MV200_HDMITX_CTRL_60M_CLK 91 +#define HI3798MV200_HDMITX_CTRL_AS_CLK 92 +#define HI3798MV200_HDMITX_PHY_TMDS_CLK 93 +#define HI3798MV200_ADAC_CLK 94 +#define HI3798MV200_AIAO_CLK 95 +#define HI3798MV200_VDAC_CHOP_CLK 96 +#define HI3798MV200_WDG0_CLK 97 +#define HI3798MV200_COMBPHY_CLK 98 +#define HI3798MV200_PCIE_BUS_CLK 99 +#define HI3798MV200_PCIE_SYS_CLK 100 +#define HI3798MV200_PCIE_PIPE_CLK 101 +#define HI3798MV200_PCIE_AUX_CLK 102 +#define HI3798MV200_SDIO1_BIU_CLK 103 +#define HI3798MV200_SDIO1_CIU_CLK 104 +#define HI3798MV200_SDIO1_DRV_CLK 105 +#define HI3798MV200_SDIO1_SAMPLE_CLK 106 +#define HI3798MV200_VENC_SMMU_CLK 107 +#define HI3798MV200_TDE_SMMU_CLK 108 +#define HI3798MV200_JPGD_SMMU_CLK 109 +#define HI3798MV200_VDH_SMMU_CLK 110 +#define HI3798MV200_VDP_SMMU_CLK 111 +#define HI3798MV200_VPSS_SMMU_CLK 112 +#define HI3798MV200_PGD_SMMU_CLK 113 +#define HI3798MV200_VO_BP_CLK 114 +#define HI3798MV200_VDP_G4_CLK 115 +#define HI3798MV200_VDP_V3_CLK 116 +#define HI3798MV200_VDP_SD_CLK 117 +#define HI3798MV200_VDP_WBC_CP_CLK 118 +#define HI3798MV200_VDP_WBC_GP_CLK 119 +#define HI3798MV200_VDP_WBC_HD_CLK 120 +#define HI3798MV200_VDP_G3_CLK 121 +#define HI3798MV200_VDP_G1_CLK 122 +#define HI3798MV200_VDP_G0_CLK 123 +#define HI3798MV200_VDP_V1_CLK 124 +#define HI3798MV200_VDP_V0_CLK 125 +#define HI3798MV200_VDP_HD_CLK 126 +#define HI3798MV200_CIPHER_SMMU_CLK 127 +#define HI3798MV200_FMC_CLK 128 +#define HI3798MV200_FEPHY_CLK 129 +#define HI3798MV200_DMAC_CLK 130 +#define HI3798MV200_GZIP_CLK 131 +#define HI3798MV200_GZIP_AXI_CLK 132 +#define HI3798MV200_GZIP_APB_CLK 133 +#define HI3798MV200_PM_CLK 134 +#define HI3798MV200_FRACDIV_CLK 135 + +#define HI3798MV200_CRG_CLK_COUNT 136 + +#endif /* __DT_BINDINGS_CLOCK_HI3798MV200_CRG_H */ diff --git a/include/dt-bindings/clock/hisilicon,hi3798mv200-sysctrl.h b/include/dt-bindings/clock/hisilicon,hi3798mv200-sysctrl.h new file mode 100644 index 000000000000..185e4b701e23 --- /dev/null +++ b/include/dt-bindings/clock/hisilicon,hi3798mv200-sysctrl.h @@ -0,0 +1,21 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2024 Yang Xiwen + */ + +#ifndef __DT_BINDINGS_CLOCK_HI3798MV200_SYSCTRL_H +#define __DT_BINDINGS_CLOCK_HI3798MV200_SYSCTRL_H + +/* clocks provided by mcu CRG */ +#define HI3798MV200_MCU_BUS_CLK 0 +#define HI3798MV200_MCE_CLK 1 +#define HI3798MV200_IR_CLK 2 +#define HI3798MV200_TIMER01_CLK 3 +#define HI3798MV200_LEDC_CLK 4 +#define HI3798MV200_UART0_CLK 5 +#define HI3798MV200_WIFI_CLK 6 +#define HI3798MV200_LSADC_CLK 7 + +#define HI3798MV200_SYSCTRL_CLK_COUNT 8 + +#endif /* __DT_BINDINGS_CLOCK_HI3798MV200_SYSCTRL_H */