From patchwork Mon Feb 19 21:28:00 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yang Xiwen via B4 Relay X-Patchwork-Id: 203283 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:693c:2685:b0:108:e6aa:91d0 with SMTP id mn5csp48743dyc; Mon, 19 Feb 2024 13:29:00 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCUEMOU6yYQCp35m9xK0/fUlPhxr2kw0HQywSouuWN5GSM5tYDlM0JawzxouWwWC3KozoYXGoeOsIrnpq9fw/YZRn4/4Fw== X-Google-Smtp-Source: AGHT+IEW3rHV6pS3v4NRXvgRRik/B6KCVfJ/qdUOr8CStCW7EkcBCa+5L7visioMOkJ0EWXdhSI2 X-Received: by 2002:a17:906:a38f:b0:a3e:e5d3:5a1b with SMTP id k15-20020a170906a38f00b00a3ee5d35a1bmr489082ejz.38.1708378140426; Mon, 19 Feb 2024 13:29:00 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1708378140; cv=pass; d=google.com; s=arc-20160816; b=RVNqMMBTEhJOwhC87RlFKU/Th2LmtbGkbmDRpyBXKzIvAxhE4xaIXTAooNQII7P3V1 Kcs/hyaAbdT+SxU6/JfEcJZ5lVMtdacULomOHVqZ6kBX5H1H9ARYGDMliXi5SPdQBw4l o6WvL57s9oygCPepcQKvrEJL1Qa3XHUnrmZMAR8WE2F8Gk07gz0ajvhWG4wI0ErirVji a2Eys+hcYeAlCV5+oSH0+CVY9IbbiXI9TzlH543hRHnRnaxYuomKtmRMRF8eiLNwI/sp AQGo1lvWwZS4rGsTaiIkFeWceot3i8hqGwfQyOCI7O7XXkKzhBvOm5qwJ+fRApGwe/Zz 6eNQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=reply-to:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:subject:date:from:dkim-signature; bh=hQITAdhlUtUX4990G57UYxlif2UybYruSSGjIcXMers=; fh=zeAM21czM+vIwT11j3JBFvwo0dMHxyj0T3l3EYWXLvQ=; b=NaRLAv+Y93Qor2EA4WRH2mtnwZ/ov/nO05NU9Eh0c6iDHcZFwezc5ECQuSPrROFgs5 CqkuQDcnc56jJH6ZroUpUfrJde4GkyjnHmF8427xc59L4fK5VxBx1OxOY3E2NpeaYAvM R6LAX9pSfmf7NTLk6+pCTVN1FUSgDpBqjTR5+VdEb6AHhd/NgBGSbiU/gjh1/5ibir97 ng50efGaW6szYp+O/VLbYE/klUrvoAkzpyjhjg/wM/+jOGO5NwAX3CcDUszXUn+ivSBQ XP8xFkoxitKCHqBsHvIqW11rUkBr/Fg0h55s0qS0lumlnMajSF9toL9ojMS41DU2zMIb eQGQ==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=YbPciEzK; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-72000-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-72000-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [2604:1380:4601:e00::3]) by mx.google.com with ESMTPS id ec13-20020a170906b6cd00b00a3e0e68b70csi2642726ejb.718.2024.02.19.13.29.00 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 19 Feb 2024 13:29:00 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-72000-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=YbPciEzK; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-72000-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-72000-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 017EA1F221B6 for ; Mon, 19 Feb 2024 21:29:00 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 4879F56773; Mon, 19 Feb 2024 21:28:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="YbPciEzK" Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AB9E85025C; Mon, 19 Feb 2024 21:27:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708378079; cv=none; b=hX22QpZFU8siKAt94sCvv0P+1TXCThkTTZ2BpnOBQqH7U14x6Dqs7ys6I0lar0UZUTwhNFijBSQUETH1D5HrrLvdZnwJgfc4MMwSebGPQ30U4v5gPDmivJL17Hwqp6YWXCV4WcSbFaC1PNx2rsKn1Hto6bbg7K3WWq1C8492EGA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708378079; c=relaxed/simple; bh=esSfqR/EN2uGgQJhZInB3gQ5IgggyIpQkCwvAPI4KIE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=OnW/p7JuEVI3mR15eT728RqoiR95af8/oOD/mVcqQFIWs2nPYaokRSQw+jLfIhUCYC5cse+8T9FB+usHqnAdCInPdaYx2rKyhP68D6QoiWOoO+bAQKJQfrjO0jRVVj1tPqYdgbL7+iuuDXa6khJ0NiyediDRyIwgfLij2+1z228= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=YbPciEzK; arc=none smtp.client-ip=10.30.226.201 Received: by smtp.kernel.org (Postfix) with ESMTPS id 58CAFC433A6; Mon, 19 Feb 2024 21:27:59 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1708378079; bh=esSfqR/EN2uGgQJhZInB3gQ5IgggyIpQkCwvAPI4KIE=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=YbPciEzKQMYE7noRsTetjNj3S9+k7Ik1GeacWOOuS+ThMtoaO1ZkflWACao+7rYih gCHfwLLmHNN/b/6Ycu7whZhRHunuj5/m+hk0VxA6ClSAsqb9hwclvPSlBly+QPqG38 72KrvgDKyBiBzzbiUSeeaErXXsllCTohfyAq4+oW+JbAw+LmZlVvDe4aHvyVZn/QV4 sVsocx6VN0a+cYLAA4RfUOm6eu6f1QhMUSrTVRjLZDnTnn95k2+89H9npeFfBydnzY xmqvx0EC4HkrIEiFdQOpBe39nsrMEI/tbY97N4j0XKAhqMlxOfOwIDtxhxNFsscDyv 87YumtHsIvzxQ== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3594DC5478A; Mon, 19 Feb 2024 21:27:59 +0000 (UTC) From: Yang Xiwen via B4 Relay Date: Tue, 20 Feb 2024 05:28:00 +0800 Subject: [PATCH RFC v3 3/5] phy: hisilicon: hisi-inno-phy: enable clocks for every ports Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240220-inno-phy-v3-3-893cdf8633b4@outlook.com> References: <20240220-inno-phy-v3-0-893cdf8633b4@outlook.com> In-Reply-To: <20240220-inno-phy-v3-0-893cdf8633b4@outlook.com> To: Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jiancheng Xue , Shawn Guo , Philipp Zabel Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Kishon Vijay Abraham I , David Yang , Yang Xiwen X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=ed25519-sha256; t=1708378078; l=971; i=forbidden405@outlook.com; s=20230724; h=from:subject:message-id; bh=jGUbESXsyAvU27nkXjLoTOKtwqcjOT068eM8RNJCWfs=; b=zs3Pye2H9yxnBHI/KFOaUXuqr2aivy0VIlFkP7na/Xbw3rIoaMubBcpeDNsVhE3207LPYz72J c2VRW0Hg+5MCQr8XwdaAjcx1MiDv9f2A/+Fv+yagKFNF/ujcU467b1S X-Developer-Key: i=forbidden405@outlook.com; a=ed25519; pk=qOD5jhp891/Xzc+H/PZ8LWVSWE3O/XCQnAg+5vdU2IU= X-Endpoint-Received: by B4 Relay for forbidden405@outlook.com/20230724 with auth_id=67 X-Original-From: Yang Xiwen Reply-To: X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1791364316833255379 X-GMAIL-MSGID: 1791364316833255379 From: Yang Xiwen This is needed for port1 to work. Fixes: ba8b0ee81fbb ("phy: add inno-usb2-phy driver for hi3798cv200 SoC") Signed-off-by: Yang Xiwen --- drivers/phy/hisilicon/phy-hisi-inno-usb2.c | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/drivers/phy/hisilicon/phy-hisi-inno-usb2.c b/drivers/phy/hisilicon/phy-hisi-inno-usb2.c index c138cd4807d6..b7e740eb4752 100644 --- a/drivers/phy/hisilicon/phy-hisi-inno-usb2.c +++ b/drivers/phy/hisilicon/phy-hisi-inno-usb2.c @@ -86,8 +86,10 @@ static void hisi_inno_phy_write_reg(struct hisi_inno_phy_priv *priv, static void hisi_inno_phy_setup(struct hisi_inno_phy_priv *priv) { + int i; /* The phy clk is controlled by the port0 register 0x06. */ - hisi_inno_phy_write_reg(priv, 0, 0x06, PHY_CLK_ENABLE); + for (i = 0; i < INNO_PHY_PORT_NUM; i++) + hisi_inno_phy_write_reg(priv, i, 0x06, PHY_CLK_ENABLE); msleep(PHY_CLK_STABLE_TIME); }