Message ID | 20240214080348.7540-3-mihai.sain@microchip.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-64856-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:bc8a:b0:106:860b:bbdd with SMTP id dn10csp1059318dyb; Wed, 14 Feb 2024 00:08:28 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCWhrDxoeaDZSI4Kg0P3bag0BKScjPGMAuF9KjfyCl28oezXJ3KUPdzkgofDfUv7tGEOjNnSDX4Ue3ruprYdIUc56IikUw== X-Google-Smtp-Source: AGHT+IG3h9JWdfp010x9vNUtLfWie0GnmusoOpDjgIbEOqWLtxciEOWRAftLG2PeIWZPoPyJ5DQf X-Received: by 2002:a25:aba8:0:b0:dc7:1d:5db4 with SMTP id v37-20020a25aba8000000b00dc7001d5db4mr1581472ybi.34.1707898108538; Wed, 14 Feb 2024 00:08:28 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707898108; cv=pass; d=google.com; s=arc-20160816; b=lHfLv77Z1sAhoQ4NunowS7fwTqvAtVcs0gERVQ3ue1ZU1m7IQX0Rw7bFyoYXy2EOdM r1RvI2jvrHSV/xbusAusPKin6TIImbJ1voVGoA6GHsvzLU5PcCBuduPC+bmUsfIHUUEF wpoEaL+yH8l2vrcFsPQWAX3fcGwJek65xcGoilHWO6ES4X6Cr3dl6Vy4ClbzVkWVCCwh kr9G7sOMKWsAO4+jCzACkoMXuVT868yHTG9R4j7QkBobsuNMbrYcqza4QusyOthq3MQX W4nXSPMmvpUcH+25zSQT6jTGHhapcJ2/kLXFHr9KoKGEndYKgyUT9b1CBnH482yeQmly MbDQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=8xQZ6XRUHDtmTOVh39WcOWHOnjHB9usGHrmMAOnCTP4=; fh=ST1QAblwWCI6RxI2WS01FE9T1tG+OSHLz7UpWmZcb48=; b=SqD4biFJ2l91AXk0bea95IsoTjIKRtI1F8SfzMrXaL9yIOJTSQA6g7rBqU5MewukMm MrjkBLT5KeCnkxCSYoUOGUfpO4HkVA81y5Pyhra5UEp8JduAQRjwpNlJ07JLuudbTHn8 YuDBTjZN/yT940Et3Z8sBDMm23IMf92PVxxAn/8E9w+CeRBXsTz3/iGrMP6zD6WiMl0R /cXJubeP/AeMBNHygcPG/MWeIoObvz71lebM+yGLBetyfRL1i7epTOmvBswKQqkiz6BQ 4/FHQztllXa/vnQyB6IzWpbv1Q9uohxcEKoFFjVnSCfEZHC3Ml7JHQxTXx3yZP1VW2AX QJIA==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=F0WPKLEl; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-64856-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-64856-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com X-Forwarded-Encrypted: i=2; AJvYcCUqMUUdWIyiHCAgtPp/9tkHaPQBiVSCTspaKCHwk04VUX+/FklrHJPixhDP3Z5/HXbiV7v+crmISsG+b0BtCACdtDrGxg== Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [2604:1380:40f1:3f00::1]) by mx.google.com with ESMTPS id y1-20020a62b501000000b006e08faf4d9dsi8058324pfe.360.2024.02.14.00.08.28 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 14 Feb 2024 00:08:28 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-64856-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=F0WPKLEl; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-64856-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-64856-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id C8EC0B24D39 for <ouuuleilei@gmail.com>; Wed, 14 Feb 2024 08:05:29 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 61398168DF; Wed, 14 Feb 2024 08:04:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="F0WPKLEl" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4D6B312B8F; Wed, 14 Feb 2024 08:04:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707897862; cv=none; b=Rijw0q5lfr176gPea9Xe0Fq/gaYzps+YCBzDOdP7Fj/3aXB7Fd7wsMyhNGIMe3Ew9zupNGbs+x/3YnENUClbJM15QijzLM6r1noonLg5zm8Fu6Tgy5v1XgoMPdOvrvgh2uNt7JiFZkD7qKy0xRmvC6gX9nZ+rXoKY4cU0/X5ag0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707897862; c=relaxed/simple; bh=lSx1r2xryKETv5g33mx8+S9nIQylyh29ftD7vemFgG8=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Hy/6XeFqRKn2posQjf+6RsivbsIF1CmkU8IqZDiPcM3qbJuWerBkHgD9KkbknYl+wXXKPB8uO+6SO/jEP7aBlTR1Kqopg3QXZNyq+Ev6GBb8v8SscZ3T0p8ptlzefc7hPfpa0VstAVFY1xBEqGIUksKZuaq+tIYEmUloI+K4jds= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=F0WPKLEl; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1707897861; x=1739433861; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=lSx1r2xryKETv5g33mx8+S9nIQylyh29ftD7vemFgG8=; b=F0WPKLElrc7sjvcpMqoKPteqIVesprS106XHCeCBN86HR2ZcCGKJTzBG pxM2IrN7r1xPqeZ6ntoUwv8CcGdiWC4URxpv3hJshHu3e1sMMK9DWNE6q BzOTrcLw7dc2bkjekYzBMcbd8b2omnpFpSVq7UfTxTmei9Nk4M+KJju+L JnwHk2wLeuBFHHeMwRW/UbrVAijKGIKOgZv/moXSD1nnXWzc3MrGe5Ov7 R9cYlu2dJxBhvFJ10bs/1vJFflxHBauwFBD8EAsS6FK+y9eCWZwKR/Iti J+CLtu/7QjC6OUUrj8rJhzz2FUo93p28AjKjElG5GBgL6zPThvrXs9mdR g==; X-CSE-ConnectionGUID: 5EMCBeoZQRC2nXyc/ouEeQ== X-CSE-MsgGUID: beIlTBYAT0e2vJ0mBzlCJw== X-IronPort-AV: E=Sophos;i="6.06,159,1705388400"; d="scan'208";a="17666784" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa1.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 14 Feb 2024 01:04:16 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Wed, 14 Feb 2024 01:04:02 -0700 Received: from virtualbox.microchip.com (10.10.85.11) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Wed, 14 Feb 2024 01:03:59 -0700 From: Mihai Sain <mihai.sain@microchip.com> To: <claudiu.beznea@tuxon.dev>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>, <nicolas.ferre@microchip.com>, <alexandre.belloni@bootlin.com>, <andre.przywara@arm.com>, <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org> CC: <cristian.birsan@microchip.com>, Mihai Sain <mihai.sain@microchip.com> Subject: [PATCH v2 2/3] ARM: dts: microchip: sama7g5: Add flexcom 10 node Date: Wed, 14 Feb 2024 10:03:47 +0200 Message-ID: <20240214080348.7540-3-mihai.sain@microchip.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240214080348.7540-1-mihai.sain@microchip.com> References: <20240214080348.7540-1-mihai.sain@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1790860967406117465 X-GMAIL-MSGID: 1790860967406117465 |
Series |
Add initial support for Microchip SAMA7G54 Curiosity board
|
|
Commit Message
Mihai Sain
Feb. 14, 2024, 8:03 a.m. UTC
Add flexcom 10 node for usage on the SAMA7G54 Curiosity board.
Signed-off-by: Mihai Sain <mihai.sain@microchip.com>
---
arch/arm/boot/dts/microchip/sama7g5.dtsi | 26 ++++++++++++++++++++++++
1 file changed, 26 insertions(+)
Comments
On Wed, Feb 14, 2024 at 10:03:47AM +0200, Mihai Sain wrote: > Add flexcom 10 node for usage on the SAMA7G54 Curiosity board. > > Signed-off-by: Mihai Sain <mihai.sain@microchip.com> > --- > arch/arm/boot/dts/microchip/sama7g5.dtsi | 26 ++++++++++++++++++++++++ > 1 file changed, 26 insertions(+) > > diff --git a/arch/arm/boot/dts/microchip/sama7g5.dtsi b/arch/arm/boot/dts/microchip/sama7g5.dtsi > index 269e0a3ca269..c90e404e8ed9 100644 > --- a/arch/arm/boot/dts/microchip/sama7g5.dtsi > +++ b/arch/arm/boot/dts/microchip/sama7g5.dtsi > @@ -958,6 +958,32 @@ i2c9: i2c@600 { > }; > }; > > + flx10: flexcom@e2820000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xe2820000 0x200>; This is a sama7g5, how come this flexcom is using a sama5d2 compatible? Cheers, Conor. > + clocks = <&pmc PMC_TYPE_PERIPHERAL 48>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xe2820000 0x800>; > + status = "disabled"; > + > + i2c10: i2c@600 { > + compatible = "microchip,sama7g5-i2c", "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>; > + #address-cells = <1>; > + #size-cells = <0>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 48>; > + atmel,fifo-size = <32>; > + dmas = <&dma0 AT91_XDMAC_DT_PERID(25)>, > + <&dma0 AT91_XDMAC_DT_PERID(26)>; > + dma-names = "rx", "tx"; > + atmel,use-dma-rx; > + atmel,use-dma-tx; > + status = "disabled"; > + }; > + }; > + > flx11: flexcom@e2824000 { > compatible = "atmel,sama5d2-flexcom"; > reg = <0xe2824000 0x200>; > -- > 2.43.0 >
Hi, Mihai, On 14.02.2024 10:03, Mihai Sain wrote: > Add flexcom 10 node for usage on the SAMA7G54 Curiosity board. > > Signed-off-by: Mihai Sain <mihai.sain@microchip.com> > --- > arch/arm/boot/dts/microchip/sama7g5.dtsi | 26 ++++++++++++++++++++++++ > 1 file changed, 26 insertions(+) > > diff --git a/arch/arm/boot/dts/microchip/sama7g5.dtsi b/arch/arm/boot/dts/microchip/sama7g5.dtsi > index 269e0a3ca269..c90e404e8ed9 100644 > --- a/arch/arm/boot/dts/microchip/sama7g5.dtsi > +++ b/arch/arm/boot/dts/microchip/sama7g5.dtsi > @@ -958,6 +958,32 @@ i2c9: i2c@600 { > }; > }; > > + flx10: flexcom@e2820000 { > + compatible = "atmel,sama5d2-flexcom"; > + reg = <0xe2820000 0x200>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 48>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0xe2820000 0x800>; > + status = "disabled"; > + > + i2c10: i2c@600 { > + compatible = "microchip,sama7g5-i2c", "microchip,sam9x60-i2c"; > + reg = <0x600 0x200>; > + interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>; > + #address-cells = <1>; > + #size-cells = <0>; > + clocks = <&pmc PMC_TYPE_PERIPHERAL 48>; > + atmel,fifo-size = <32>; > + dmas = <&dma0 AT91_XDMAC_DT_PERID(25)>, > + <&dma0 AT91_XDMAC_DT_PERID(26)>; > + dma-names = "rx", "tx"; Please use the same pattern used by the rest of the i2c flexcom nodes, meaning: dma-names = "tx", "rx"; and, with this, reverse the order of dmas, too. > + atmel,use-dma-rx; > + atmel,use-dma-tx; These are uart properties. > + status = "disabled"; > + }; > + }; > + > flx11: flexcom@e2824000 { > compatible = "atmel,sama5d2-flexcom"; > reg = <0xe2824000 0x200>;
diff --git a/arch/arm/boot/dts/microchip/sama7g5.dtsi b/arch/arm/boot/dts/microchip/sama7g5.dtsi index 269e0a3ca269..c90e404e8ed9 100644 --- a/arch/arm/boot/dts/microchip/sama7g5.dtsi +++ b/arch/arm/boot/dts/microchip/sama7g5.dtsi @@ -958,6 +958,32 @@ i2c9: i2c@600 { }; }; + flx10: flexcom@e2820000 { + compatible = "atmel,sama5d2-flexcom"; + reg = <0xe2820000 0x200>; + clocks = <&pmc PMC_TYPE_PERIPHERAL 48>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0xe2820000 0x800>; + status = "disabled"; + + i2c10: i2c@600 { + compatible = "microchip,sama7g5-i2c", "microchip,sam9x60-i2c"; + reg = <0x600 0x200>; + interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>; + #address-cells = <1>; + #size-cells = <0>; + clocks = <&pmc PMC_TYPE_PERIPHERAL 48>; + atmel,fifo-size = <32>; + dmas = <&dma0 AT91_XDMAC_DT_PERID(25)>, + <&dma0 AT91_XDMAC_DT_PERID(26)>; + dma-names = "rx", "tx"; + atmel,use-dma-rx; + atmel,use-dma-tx; + status = "disabled"; + }; + }; + flx11: flexcom@e2824000 { compatible = "atmel,sama5d2-flexcom"; reg = <0xe2824000 0x200>;