Message ID | 20240214-pcie-qcom-bridge-v2-1-9dd6dbb1b817@linaro.org |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-64885-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:bc8a:b0:106:860b:bbdd with SMTP id dn10csp1078043dyb; Wed, 14 Feb 2024 00:57:36 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCXfoVjBFgxQ9j1FMwdWHhZRvO+vEsLjKzyUHuB72DVCJzYnEr7Bqn4X0qxQmKHtouMXpigRcf1KF/5jgKT045XGr+YZ2w== X-Google-Smtp-Source: AGHT+IHxBWp6lvlCwMGpBi0XnUcF19xqQJXJqqphKG9tm1ehXDjB+TTgX3EQ0Hv275ffBP+QuyUC X-Received: by 2002:a92:d809:0:b0:364:11f2:d1c4 with SMTP id y9-20020a92d809000000b0036411f2d1c4mr2239223ilm.10.1707901056567; Wed, 14 Feb 2024 00:57:36 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707901056; cv=pass; d=google.com; s=arc-20160816; b=FyYyQ8p5gBIdipmrKOsMoaZVSyiwCphyZ46PQjkaTuLXL+IRyeDFFoNHGOrLqn+yZJ 21Ho60+k9yQz7XufkC5QekUS6rPuiAFjv+RfzUrAVWhrAz47ycOFm/d8uKpy7hAo8uaA oumoIWaFop9ZWZSJuXSvdKqkoJy5jAcqFhxVWAVQ6EJQ6Wtk3q1wpG8WocZ6d+Pb54zq s+UwO83yD8ix6HDDccjmOqxoBExGPjSExiY03iCtXF9MPUvyYkbWalmt5qYI2NIZWfHt syAY/6VeSxAY1nx9bsd1bO+1eD0dVbgpXhIg1+ysULOCE1aBaNn9GfRu0CCcMHrCBXVW Oc/g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=cc:to:message-id:content-transfer-encoding:mime-version :list-unsubscribe:list-subscribe:list-id:precedence:subject:date :from:dkim-signature; bh=H2QsMDmGqJoWMPmHJHJyeqK54LlDoNHzofHmtYahPTk=; fh=apM0ROT7Cv7li4cPBPS3E4jpWSWQH7vFLtK/mtenj6M=; b=QVWybSw60F5dEZAPshE6MphkuFKcKiUSdlfO3IHXITQdQiFBCEwB8ecKIkfH2UglRO ySg82CqdpU/4rxUlT1x19p6Ok9wlPlwc8ZOsDdpB+myObT9Ewo0p6XvCRGHzYYQvcKlm +rt+kTRsJ1YjSJp2HMbQfIYm8+9FfBWD3exUDQO9B6KDGjVpGPFyxCewdMYBxyQdwpds a5EtvCIFQmCDaMSoE0WyX7Pk89VgK/X4U8BgdTIdnAaBXnyOd3/rpnfeuiGy+a44/VpV 01+HLkQW4y8RAgFw3lF7/xNKitNQjYBMRnM00MpzDzKufQDwBmRbN+0viqxacxNMyOwH 2R9Q==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=WNAL7XDr; arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass dkdomain=linaro.org dmarc=pass fromdomain=linaro.org); spf=pass (google.com: domain of linux-kernel+bounces-64885-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-64885-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org X-Forwarded-Encrypted: i=2; AJvYcCXzO6FkLQLuQCuPv+J40qHvFTs1W5C94piQMs8FOgSpuxoIqElel257VeOJRkmodU3pHMB48pPg1SB6q+wsODnjtu2AFg== Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [2604:1380:40f1:3f00::1]) by mx.google.com with ESMTPS id k190-20020a633dc7000000b005d9135f4515si3531516pga.335.2024.02.14.00.57.36 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 14 Feb 2024 00:57:36 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-64885-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=WNAL7XDr; arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass dkdomain=linaro.org dmarc=pass fromdomain=linaro.org); spf=pass (google.com: domain of linux-kernel+bounces-64885-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-64885-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 530CEB22016 for <ouuuleilei@gmail.com>; Wed, 14 Feb 2024 08:49:51 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 72C4E881E; Wed, 14 Feb 2024 08:48:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="WNAL7XDr" Received: from mail-oi1-f174.google.com (mail-oi1-f174.google.com [209.85.167.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2A1836FD1 for <linux-kernel@vger.kernel.org>; Wed, 14 Feb 2024 08:48:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707900532; cv=none; b=uCQ7KGbAL6i2PMsI0tJXwF/ZNBJnNtCr1fU8Gz5zPs34yX1SL0FMaIxRAAwZTDycQCSFFROBNHa+YzYOkMBPyF6SFk07LegRhyGnz0pUNs9RoiahotrNV7LIo8QUCm02crc9ghyris6OP1SMgWRq2SK3Sy0/xMAuvYvKR7f7m50= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707900532; c=relaxed/simple; bh=TwT82vyqx3budLWaWyEGG1wI/RIEzRBWQO73BeFdsz4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=QWyXesspDz8g2Eh7KgV0ho+5zWn1bqrczYcwU+92R2dWuQtXrWcUiLaXp36QpEfx+Cz0FZORCrWpc42QhNMXio4scpPPSOaObc4HDut2dthAQyWyme2lkKlZIIkShzKfEzIi1DLZ/e1DBEFcS5Slm7dJLeTJ37RM0CVp5vA8uvg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=WNAL7XDr; arc=none smtp.client-ip=209.85.167.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Received: by mail-oi1-f174.google.com with SMTP id 5614622812f47-3c02b993a5aso3082385b6e.1 for <linux-kernel@vger.kernel.org>; Wed, 14 Feb 2024 00:48:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1707900528; x=1708505328; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:from:to:cc:subject:date:message-id:reply-to; bh=H2QsMDmGqJoWMPmHJHJyeqK54LlDoNHzofHmtYahPTk=; b=WNAL7XDr0EYyQF9RrSavbFEOgP8Uo2Y207vifbvDUW1idYVmnH/5MMCWd/1rfD0TBl UoRDorjqHFHqkgc8zAwD+2QguVwv0+8iZ3tn057/wc8fkG3MLIsUfSACVYoST6kfWA/s tOq7+mGT1PGkSdkt+eSBab/2S4dpFNoQbrnN2ZGstV7rByE1WRYx91bKxFZESxuRgsIo S2VAjk3sgptQStGoFRS9G18YH7UQy5r2s4HFG9Mu7C/8eh8QEfYz08g4fMnRhJOpgyPT l0Xbc7S/ONqETidFlrOjSmB0WDGOpvw90WPo05xlzVeN9/Wm3s6+6AwS9dm/osofGYz/ rSxg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707900528; x=1708505328; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=H2QsMDmGqJoWMPmHJHJyeqK54LlDoNHzofHmtYahPTk=; b=ZWsCHVwHBO9nNak5rFdDs36Lrv7jQuq3KAWvt8Q1hgUjmRPAIgLXlcXnC1Ux9eK/ak 7KDY2vMAiwRarqj4508jdF6Ms39TM+fqVUdU/IlcM1tcyatUgqnFwgRA0FR6/i9AI9DN 5MWI8nvF59RQ7kFYeIF2Wh0yMJGNdg65BYDWEgLjzMw7Aad8lGyVFzNMHfYSHTtr47Yo fA27zrSgJglbrRUBod3H3e8NDd7AqyN0ODQMzqdcHU4A6wzMPLITQGgNkSstt8PrjUUz KycphOVjRldMEPJmWLOH6nM2kEcWJMPQZpAj6aJHzTOLAxgYJHsrONIu4EjXeaoWVXyv snzg== X-Forwarded-Encrypted: i=1; AJvYcCXybidwYA99348hl3xmQ3rV1QCveqlF5vvHq1rCaeeoQb8kcaIpR/uuWIQHKoowZv3Yelbqd9y0No5L+WzaSk5OHI0crGv8UZA0GQAr X-Gm-Message-State: AOJu0YwGalO54dyrEaTLuMXtBas6bQXuiKwEhExEgm1xE4voKBYId8va zHN31d/VgSy0HhlWktgZnzA4+AV2yxwmUFEw+rG5ey+pdui1kYWddsCmmQfBmg== X-Received: by 2002:a05:6808:2f08:b0:3c0:32ad:7427 with SMTP id gu8-20020a0568082f0800b003c032ad7427mr3257111oib.2.1707900528270; Wed, 14 Feb 2024 00:48:48 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCVtvfKVRwyS0Hzu7uI50q1HD48nWKnoDs88DD2wvLSKCnsi/CquqM0RS7EJlq437jjmd05CPo51+1g84uFgM61mIlSywO9KVPcp1Z5VpBBPJLIvj/JVoTJWAI7IAEbK6moui2VbziQcVSxu/lkwe/FN40VVjcvkBq9IREsDeGENGGqByzg/iUgWyD/29KGFF3KI8heebzu7TXjMF4Jnf1fa0IFRFk94CKGbsncDA15t2EPojhYG3RYrkCEnJtLDADHoC2xeskXMPjHvUYOpl1z9Vm06SfcWQGEZlihNaC5v9s6LT2QDsqXF1ovCitP01GY3Yf+GYE3GZarGZ1JCjsBTBBo6zbca8iiuq/8E8/BSy0Vf1UYr9ZIK7RFS2NG3nAnbNw1WFiqwJDnVMqmgUFkfdQlag9kG169/iXaXIsXohWE4X52XsgszBA== Received: from [127.0.1.1] ([103.28.246.124]) by smtp.gmail.com with ESMTPSA id s67-20020a625e46000000b006dda103efe6sm6083930pfb.167.2024.02.14.00.48.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 14 Feb 2024 00:48:47 -0800 (PST) From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Date: Wed, 14 Feb 2024 14:18:31 +0530 Subject: [PATCH v2] PCI: Add D3 support for PCI bridges in DT based platforms Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20240214-pcie-qcom-bridge-v2-1-9dd6dbb1b817@linaro.org> X-B4-Tracking: v=1; b=H4sIAF5+zGUC/3WNQQ6CMBBFr0K6tmbaIgVX3sOwaMsAkyjF1hAN4 e4WdOFCl+9P3puZRQyEkR2zmQWcKJIfEshdxlxvhg45NYmZBJmDUIKPjpDfnL9yG6hJd1uUIE2 lNRjFkjYGbOmxJc914p7i3Yfn9mES6/qOSfgRmwQH3iLqStvWHkCfLjSY4Pc+dGv8Y8o/Zl40W pdVqQoH32a9LMsL2QkzsesAAAA= To: Bjorn Helgaas <bhelgaas@google.com>, Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konrad.dybcio@linaro.org>, Lorenzo Pieralisi <lpieralisi@kernel.org>, =?utf-8?q?Krzysztof_Wilczy=C5=84?= =?utf-8?q?ski?= <kw@linux.com>, Rob Herring <robh@kernel.org> Cc: Lukas Wunner <lukas@wunner.de>, Mika Westerberg <mika.westerberg@linux.intel.com>, quic_krichai@quicinc.com, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=3621; i=manivannan.sadhasivam@linaro.org; h=from:subject:message-id; bh=TwT82vyqx3budLWaWyEGG1wI/RIEzRBWQO73BeFdsz4=; b=owEBbQGS/pANAwAKAVWfEeb+kc71AcsmYgBlzH5sGhjF7J1FtVOKJx9eRXLfbFkb5+6yag7MX OOkW60PAhyJATMEAAEKAB0WIQRnpUMqgUjL2KRYJ5dVnxHm/pHO9QUCZcx+bAAKCRBVnxHm/pHO 9VuIB/98qb1C2T1l8XOGquybgU2brNTm+9pRP8Vxy5BH8+tiSMtGprtKXvWLjFtQPDdar3OgpL0 5qarp886xtZHtNGk9lOxayzaJG5tbD8KfHBvehbn469Qqg8s+vlW0qlDFLMPiPjd1Ek5uPU0BAK gpqf7A0dIMciJps7ig/5DS0rZWv8KXw0nXl6zPZhpOx+FVkHsw6QUb8AM1N52yg3aU9IsSRI3O+ NTfNw4WW8IyfPddqXUpM0kZZ2iflPZw2KSnRqj7e2h/iM+wrnaLoB+xuOu42m5L/fXoCUSvrSKk NOXPIhckauJNyaPkTwptDaLWAxiAnmmZhwrzlTClBzzMKdor X-Developer-Key: i=manivannan.sadhasivam@linaro.org; a=openpgp; fpr=C668AEC3C3188E4C611465E7488550E901166008 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1790864058349569203 X-GMAIL-MSGID: 1790864058349569203 |
Series |
[v2] PCI: Add D3 support for PCI bridges in DT based platforms
|
|
Commit Message
Manivannan Sadhasivam
Feb. 14, 2024, 8:48 a.m. UTC
Currently, PCI core will enable D3 support for PCI bridges only when the
following conditions are met:
1. Platform is ACPI based
2. Thunderbolt controller is used
3. pcie_port_pm=force passed in cmdline
While options 1 and 2 do not apply to most of the DT based platforms,
option 3 will make the life harder for distro maintainers. Due to this,
runtime PM is also not getting enabled for the bridges.
To fix this, let's make use of the "supports-d3" property [1] in the bridge
DT nodes to enable D3 support for the capable bridges. This will also allow
the capable bridges to support runtime PM, thereby conserving power.
Ideally, D3 support should be enabled by default for the more recent PCI
bridges, but we do not have a sane way to detect them.
[1] https://github.com/devicetree-org/dt-schema/blob/main/dtschema/schemas/pci/pci-pci-bridge.yaml#L31
Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
---
This patch is tested on Qcom SM8450 based development board with an out-of-tree
DT patch.
NOTE: I will submit the DT patches adding this property for applicable bridges
in Qcom SoCs separately.
Changes in v2:
- Switched to DT based approach as suggested by Lukas.
- Link to v1: https://lore.kernel.org/r/20240202-pcie-qcom-bridge-v1-0-46d7789836c0@linaro.org
---
drivers/pci/of.c | 12 ++++++++++++
drivers/pci/pci.c | 3 +++
drivers/pci/pci.h | 6 ++++++
3 files changed, 21 insertions(+)
---
base-commit: 6613476e225e090cc9aad49be7fa504e290dd33d
change-id: 20240131-pcie-qcom-bridge-b6802a9770a3
Best regards,
Comments
On Wed, Feb 14, 2024 at 02:18:31PM +0530, Manivannan Sadhasivam wrote: > +/** > + * of_pci_bridge_d3 - Check if the bridge is supporting D3 states or not > + * > + * @node: device tree node of the bridge > + * > + * Return: True if the bridge is supporting D3 states, False otherwise. A lot of kernel-doc uses %true and %false. > +bool of_pci_bridge_d3(struct device_node *node) > +{ > + return of_property_read_bool(node, "supports-d3"); > +} What's the difference between of_property_read_bool() and of_property_present()? When should one use which? The former has 691 occurrences in the tree, the latter 120. The latter would seem more "literary" / readable here, but maybe that's just me. > --- a/drivers/pci/pci.c > +++ b/drivers/pci/pci.c > @@ -1142,6 +1142,9 @@ static inline bool platform_pci_bridge_d3(struct pci_dev *dev) > if (pci_use_mid_pm()) > return false; > > + if (dev->dev.of_node) > + return of_pci_bridge_d3(dev->dev.of_node); > + > return acpi_pci_bridge_d3(dev); > } This will result in an unnecessary test on non-DT platforms (e.g. ACPI) whether dev->dev.of_node is set. Please use dev_of_node() instead of "dev->dev.of_node" so that the code added here can be optimized away by the compiler on non-DT platforms (due to the IS_ENABLED(CONFIG_OF)). Thanks, Lukas
On Wed, Feb 14, 2024 at 11:28:37AM +0100, Lukas Wunner wrote: > On Wed, Feb 14, 2024 at 02:18:31PM +0530, Manivannan Sadhasivam wrote: > > +/** > > + * of_pci_bridge_d3 - Check if the bridge is supporting D3 states or not > > + * > > + * @node: device tree node of the bridge > > + * > > + * Return: True if the bridge is supporting D3 states, False otherwise. > > A lot of kernel-doc uses %true and %false. > Ack. > > > +bool of_pci_bridge_d3(struct device_node *node) > > +{ > > + return of_property_read_bool(node, "supports-d3"); > > +} > > What's the difference between of_property_read_bool() and > of_property_present()? When should one use which? > The former has 691 occurrences in the tree, the latter 120. > The latter would seem more "literary" / readable here, > but maybe that's just me. > of_property_present() just calls of_property_read_bool() and it is fairly new. But yeah, the API name itself indicates that it is better suited for the purpose. Will change it. > > > --- a/drivers/pci/pci.c > > +++ b/drivers/pci/pci.c > > @@ -1142,6 +1142,9 @@ static inline bool platform_pci_bridge_d3(struct pci_dev *dev) > > if (pci_use_mid_pm()) > > return false; > > > > + if (dev->dev.of_node) > > + return of_pci_bridge_d3(dev->dev.of_node); > > + > > return acpi_pci_bridge_d3(dev); > > } > > This will result in an unnecessary test on non-DT platforms (e.g. ACPI) > whether dev->dev.of_node is set. > > Please use dev_of_node() instead of "dev->dev.of_node" so that the > code added here can be optimized away by the compiler on non-DT > platforms (due to the IS_ENABLED(CONFIG_OF)). > Sounds good. - Mani
diff --git a/drivers/pci/of.c b/drivers/pci/of.c index 51e3dd0ea5ab..77dc14a3c91d 100644 --- a/drivers/pci/of.c +++ b/drivers/pci/of.c @@ -786,3 +786,15 @@ u32 of_pci_get_slot_power_limit(struct device_node *node, return slot_power_limit_mw; } EXPORT_SYMBOL_GPL(of_pci_get_slot_power_limit); + +/** + * of_pci_bridge_d3 - Check if the bridge is supporting D3 states or not + * + * @node: device tree node of the bridge + * + * Return: True if the bridge is supporting D3 states, False otherwise. + */ +bool of_pci_bridge_d3(struct device_node *node) +{ + return of_property_read_bool(node, "supports-d3"); +} diff --git a/drivers/pci/pci.c b/drivers/pci/pci.c index d8f11a078924..3309c45b656c 100644 --- a/drivers/pci/pci.c +++ b/drivers/pci/pci.c @@ -1142,6 +1142,9 @@ static inline bool platform_pci_bridge_d3(struct pci_dev *dev) if (pci_use_mid_pm()) return false; + if (dev->dev.of_node) + return of_pci_bridge_d3(dev->dev.of_node); + return acpi_pci_bridge_d3(dev); } diff --git a/drivers/pci/pci.h b/drivers/pci/pci.h index 2336a8d1edab..10387461b1fe 100644 --- a/drivers/pci/pci.h +++ b/drivers/pci/pci.h @@ -635,6 +635,7 @@ int of_pci_get_max_link_speed(struct device_node *node); u32 of_pci_get_slot_power_limit(struct device_node *node, u8 *slot_power_limit_value, u8 *slot_power_limit_scale); +bool of_pci_bridge_d3(struct device_node *node); int pci_set_of_node(struct pci_dev *dev); void pci_release_of_node(struct pci_dev *dev); void pci_set_bus_of_node(struct pci_bus *bus); @@ -673,6 +674,11 @@ of_pci_get_slot_power_limit(struct device_node *node, return 0; } +static inline bool of_pci_bridge_d3(struct device_node *node) +{ + return false; +} + static inline int pci_set_of_node(struct pci_dev *dev) { return 0; } static inline void pci_release_of_node(struct pci_dev *dev) { } static inline void pci_set_bus_of_node(struct pci_bus *bus) { }