[v4,6/8] ARM: dts: microchip: sama5d29_curiosity: Add power-supply properties for sdmmc nodes
Message ID | 20240213145542.23207-7-mihai.sain@microchip.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-63737-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:bc8a:b0:106:860b:bbdd with SMTP id dn10csp590584dyb; Tue, 13 Feb 2024 06:58:30 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCUCdtW+RkPZMxZDGEkWYfTCmR+gyBMjJ/a3+c90yugQRWXANKri17MrfL954ExS6hA4pgAv5cbRY32c+4/2ErttgW0u+w== X-Google-Smtp-Source: AGHT+IF79CljwHYjWIMB2AAJZl3vXgnLP5cjv3e3XXCFoCypWmP9fM2dC1RjmZwFtz4BHsQfYMd3 X-Received: by 2002:a17:906:2dd1:b0:a3d:1ab:1d58 with SMTP id h17-20020a1709062dd100b00a3d01ab1d58mr1674686eji.17.1707836309811; Tue, 13 Feb 2024 06:58:29 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707836309; cv=pass; d=google.com; s=arc-20160816; b=oCmnl1boWyU8ZtjAxOb+IvXnsUXtMEJdOG2Kh3ARSrORxrJpfCUif03Gl6Jv3WfICN 8KXfGG7b84CtdzDvqfSKbsCdp9ancBjsJDnMufHsQ52bzwNMfuZBX88RbC0r3AwS9UCK 1lRmbuLikdGmgxAOqM+2+Cy3M1pDlfEYlKxeZX4npLl5Z1Pd+o9ccNa6WqIAeCkG29hj Z85FZDaV9j6YHDLRm+BRFK6xJt3nrE8Kjj8FM0wk08L7/WrTrhAuHgYu/iKE2SclKRo9 BJWJsE69P2X+1Lnibu7cwZwUZEtkJf4xG2UAYaVnuuuUp+dAmaK4ALUkcBUpko/clOlg j5LQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=+dMRVco7DaQQKRFU009vWs0hzBT+wRM8hD54gaqzZRU=; fh=TlT/J3biTxkBtVNUBAlRPsB+crMcrdmS0z17qFrvgis=; b=k8I9HND6Dw2E2rgOrf81OS+Hq7qbuF+RFafxbW/Hi67PRwyNgzmfMkdSY8Ns9yYj1q 57/irQVQoEQ8HX7kv9IdcfRwIRUi8K0UD/w26ndsFAsz45kir7PPdqe9gmWZkuzd8QVK sRGvZ6UMvbsBt2Ytdhq5sDURR+ELcqrGk2KAKW11ENvhdZTpYL7k7OGBJ7qJcDhGMJkF iSIaZL01afCxG8NTotKlTUqBNeEk17ZlcXWgpdM4wMdtysOIFVBgX/epbRM0Kj+f8YlN Iq+sDM3byVQX++QYyB/t7cdTWW/A5wnl8tEbBUvqsfkJiiGRaDz+G3e8nkcNnw3CRoZn eJqw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=nfJhwCAO; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-63737-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-63737-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com X-Forwarded-Encrypted: i=2; AJvYcCUHVfnwDzdAxsxD0Hi+mBdn2R9WOIyHnXbQMgWtT81aKYLT/iUk2v82FJrInq7U9FDfoPTu6rY/pNC+SuTsxeprpFYYfg== Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [2604:1380:4601:e00::3]) by mx.google.com with ESMTPS id ho34-20020a1709070ea200b00a37923656a4si1352269ejc.578.2024.02.13.06.58.29 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 13 Feb 2024 06:58:29 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-63737-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=nfJhwCAO; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-63737-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-63737-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 6F20E1F2CE0B for <ouuuleilei@gmail.com>; Tue, 13 Feb 2024 14:58:29 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 26A055FEE5; Tue, 13 Feb 2024 14:56:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="nfJhwCAO" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CD1085F470; Tue, 13 Feb 2024 14:56:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.154.123 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707836181; cv=none; b=Za8BJIpdYz2BJ+Czpogw1UFUDBXx7s7ylnYe0n/SxIXx/PKrt3rfKWIbpFGeE4g/whPBuKjxeYKAWobMFwDKCgLwINk6IpX1rll7KTvbHm3yxuLNFcmxSqju0NdOH+NssHxdpLqMr1AcjY///SRv6QotIe+z985Jbido+szB/ec= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707836181; c=relaxed/simple; bh=/Wv43IiatSBhgQeyU96qzaAXk4T1DS9aljrYWfQxzn0=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=C9bMdbKMfb6N0n5MgqeKEMglbpwkewJBpTIbwwqRxfc8a4kVkGk64VU0WNXdBDcNc92D7Gue2ljysSMl+US/cfUAx3nTvp8xyuPrB0dL/5mwBKv2L0jAH0ywfRtifAVrEtpuBpCG7okEzDPMaQm8l3vJPqe3CIv1Oq9U0pfSJTg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=nfJhwCAO; arc=none smtp.client-ip=68.232.154.123 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1707836179; x=1739372179; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=/Wv43IiatSBhgQeyU96qzaAXk4T1DS9aljrYWfQxzn0=; b=nfJhwCAOVT5Pr+KmqRPh5XbJhC9cUYIFwvnIn/t+9UGDPr0o1GHNabJ1 4qM19p76bBJZSfUIv7m9J0NF8iLiAiKnYE7b2jaPL1CAwq7rbAXqyfOxk 8TsKBJkNDfAlAUhw5XjDWpuIXBDHwEJtBjMR3Vm8YGKIE6kXHUdulGOCf 3DAEfaidmbSwM0GBxZPFoo1bwsUwvLm8sOgJHAF8+oSvYuJ+Q2rb+JpnR 7mjHRoQpWCJiCdcMI5mIy5+C5uAKcaQfKON9aZ05+O65FRT3hiS4iswOA qKk/AgYTb+l4ExYHCWAS0sDsSXMoSpz53AU1RlON4TUjAzurNsfARqfJD g==; X-CSE-ConnectionGUID: 1b1+m5inQImh9toRpU0rhA== X-CSE-MsgGUID: Jn5SHDitSUyOh98e+vyU4w== X-IronPort-AV: E=Sophos;i="6.06,157,1705388400"; d="scan'208";a="16174937" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa4.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 13 Feb 2024 07:56:17 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Tue, 13 Feb 2024 07:56:08 -0700 Received: from virtualbox.microchip.com (10.10.85.11) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Tue, 13 Feb 2024 07:56:05 -0700 From: Mihai Sain <mihai.sain@microchip.com> To: <claudiu.beznea@tuxon.dev>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>, <nicolas.ferre@microchip.com>, <alexandre.belloni@bootlin.com>, <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org> CC: <cristian.birsan@microchip.com>, Mihai Sain <mihai.sain@microchip.com> Subject: [PATCH v4 6/8] ARM: dts: microchip: sama5d29_curiosity: Add power-supply properties for sdmmc nodes Date: Tue, 13 Feb 2024 16:55:40 +0200 Message-ID: <20240213145542.23207-7-mihai.sain@microchip.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240213145542.23207-1-mihai.sain@microchip.com> References: <20240213145542.23207-1-mihai.sain@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1790796166242980535 X-GMAIL-MSGID: 1790796166242980535 |
Series |
Add power-supply properties for sdmmc nodes on Microchip boards
|
|
Commit Message
Mihai Sain
Feb. 13, 2024, 2:55 p.m. UTC
In order to avoid the issues from the tuning procedure required by
the UHS cards, keep the vqmmc at 3V3 to use the sd high-speed mode.
Add vmmc-supply and vqmmc-supply properties to sdmmc nodes.
Signed-off-by: Mihai Sain <mihai.sain@microchip.com>
---
arch/arm/boot/dts/microchip/at91-sama5d29_curiosity.dts | 4 ++++
1 file changed, 4 insertions(+)
diff --git a/arch/arm/boot/dts/microchip/at91-sama5d29_curiosity.dts b/arch/arm/boot/dts/microchip/at91-sama5d29_curiosity.dts index 6b02b7bcfd49..4a86597d089a 100644 --- a/arch/arm/boot/dts/microchip/at91-sama5d29_curiosity.dts +++ b/arch/arm/boot/dts/microchip/at91-sama5d29_curiosity.dts @@ -504,6 +504,8 @@ &sdmmc0 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_sdmmc0_default>; disable-wp; + vmmc-supply = <&vdd_3v3>; + vqmmc-supply = <&vdd_3v3>; status = "okay"; }; @@ -512,6 +514,8 @@ &sdmmc1 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_sdmmc1_default>; disable-wp; + vmmc-supply = <&vdd_3v3>; + vqmmc-supply = <&vdd_3v3>; status = "okay"; };