From patchwork Wed Feb 14 02:22:08 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Pawan Gupta X-Patchwork-Id: 200798 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:bc8a:b0:106:860b:bbdd with SMTP id dn10csp988938dyb; Tue, 13 Feb 2024 20:49:53 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCVDzBXdI4JzXFNQ75KRt4EAU7MHToGldn+kAHn3nQfyZnPZf4FdaicBKM+CXWkCyTUEAF3YYpgE5W3NMgdudTFvTtETwQ== X-Google-Smtp-Source: AGHT+IF/K3LVqpo65HiejYxE7jHIvGrw83rFeAto/0Rf5xIzA8FvL3/1Xxo+1R8oOWqp1Kn6GtF8 X-Received: by 2002:a05:6214:500e:b0:68c:499f:f803 with SMTP id jo14-20020a056214500e00b0068c499ff803mr2045922qvb.30.1707886192754; Tue, 13 Feb 2024 20:49:52 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707886192; cv=pass; d=google.com; s=arc-20160816; b=VpX2BEqnu7WS5DaPKesSi+BK23oppHxH/o2Lj96I5h6niWGgUc7KQ+37/j9uNV74Ly yc8BV3ANgVQ6GDQEUyOIw0ukGr0QUsj01TaC5/FWu0sfFhe80Uj0/asNPfizxSa6EBV1 wzMYTuvup8cYYIoy7pP+xv7d7SpVCZNLKWXdviBp+EMSLWDm7844PvgUXwHsCl+HBH09 +wQ+eVnFWo1VEHaSDM3i2AQyBKwISiuAMWDAorj+p8LTh5+gZjj5sTEmLBhrBZgjHK+R L9fExtxn+8TJjv7ZH8KpQPgONxDGiFDmtpWnYjpSdkw0jlBJgmw3BwoAffLlDpuC/wXp 4b0w== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=in-reply-to:content-disposition:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:message-id:subject:cc :to:from:date:dkim-signature; bh=JDnY58EnAyBHoXuUzqB9yPaCKJZTDjl2i6ea84ttwb0=; fh=6d5qO0SIIniOZU0TMetb0yxTPGRuJdBSoyMIg4+lgUQ=; b=OwjvUK1vDwaxL8kBWPWmzR5pSesiKeE1/40Fidy3YCBGZ2a5UMQ7o4Kwpwily5qYB2 jYgvFoGCuJaejN6DhMfcxOo+k1SKEHy3JsHRuRswgZ8SHCm+9AWm4UfxQRMZBn+HeKIB pYpgK5QoQukNH37TJYoLmS/l3fhWn0sCMlfgjgMlNV2bkvorWUduCu6ahlsnnRs8k+10 /ewMHXqyTijxNkTql69fe2GK7iJ9TGweUMN/yq6U7y4fbHGI4jeWd7aHVTwMNjPCYOgm vyj0cXgavLdyFLEJnIjGj95AFnCHhG1XOjyCZsr6s3re2MozW7p1FCtqTmOj6JS0+6TT Kq7w==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b="BnH/c9o+"; arc=pass (i=1 dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-64687-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-64687-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com X-Forwarded-Encrypted: i=2; AJvYcCWlzdjFgbcdpu8eDAMHWFYZ5PQxf7S6ehUlBzcJw3/wI3+8n9Gvv5kHfxfh6Py3kBlGuJY18/ZauRx1pNiK5jsruRDXRA== Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id cm19-20020a056a020a1300b005dc85dc982asi2296823pgb.832.2024.02.13.20.49.52 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 13 Feb 2024 20:49:52 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-64687-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b="BnH/c9o+"; arc=pass (i=1 dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-64687-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-64687-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 921B328DF39 for ; Wed, 14 Feb 2024 02:23:01 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id AD40E10A1B; Wed, 14 Feb 2024 02:22:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="BnH/c9o+" Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.16]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B061DBE48; Wed, 14 Feb 2024 02:22:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.16 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707877331; cv=none; b=L6RPPfyEKyyxisMyZ6TDq8BEd9gcEpPadF0Eog3LEjURMEmU/cMhntNn6hscf+MY0rqzl3XnupREWEgF3nXbWQO6etO/jFYoNlMQy84QsR8ezxWm4ZCvjykAMG5MQmnsRL19KaqS1AZ/iNnGTYdMbjZ7+KTk6WZoLz1AMkCmtw0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707877331; c=relaxed/simple; bh=rWRFdEOwJ9VATethxyyPtZVSQTxJREjdJD4RCKAgKSo=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=oNMg+Ej8CI0aR33ibC975oAtR89WI25qAEzAcP3iRLW7ZGvK8chfpeyKsdaDa+zVclEU15FMlG3OYWttlx1joHmzs+hPSar/0zF34KNNI2g67ZZJzLHmACzjfSAwJrghe5FnUOPXi2LlWa3oL65ROt/hXNxhbzc/nNo1aV60vIc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=BnH/c9o+; arc=none smtp.client-ip=198.175.65.16 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1707877329; x=1739413329; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=rWRFdEOwJ9VATethxyyPtZVSQTxJREjdJD4RCKAgKSo=; b=BnH/c9o+sfWSpPjiF3oHxAALqjiHB9jrBK0zzE6sNT6HgguYNHq0kYRT Wm2FUQ8WP7rEPnHNe8XtT0BB+1Vtb2o4KdhafcDL1k74p/GarmjLfCvCy gzGabcGNq0CR3btwz9jPFDz6VzxdPWt6Pjnv4GRLQRY7m+O6zvOwMC89X z3UWmFqFiKge1RO+xU7TepYBZgx8mU/K0bZ8cLNMMh1/Sh6YeiQGLqjWs QhoqFrvaGCUDvPX/NsyL9txFH0irdEDwMi2tisHyjq6S6Zny1FrMwcM9M ZNldme6qpIk7Dnasbx+8NEE5RN4NEkQagMoH8Mln8sYXHrubcQnQJyPa4 w==; X-IronPort-AV: E=McAfee;i="6600,9927,10982"; a="2058739" X-IronPort-AV: E=Sophos;i="6.06,158,1705392000"; d="scan'208";a="2058739" Received: from orviesa006.jf.intel.com ([10.64.159.146]) by orvoesa108.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 13 Feb 2024 18:22:08 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.06,158,1705392000"; d="scan'208";a="3417034" Received: from diegoavi-mobl.amr.corp.intel.com (HELO desk) ([10.255.230.185]) by orviesa006-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 13 Feb 2024 18:22:08 -0800 Date: Tue, 13 Feb 2024 18:22:08 -0800 From: Pawan Gupta To: Thomas Gleixner , Ingo Molnar , Borislav Petkov , Dave Hansen , x86@kernel.org, "H. Peter Anvin" , Peter Zijlstra , Josh Poimboeuf , Andy Lutomirski , Jonathan Corbet , Sean Christopherson , Paolo Bonzini , tony.luck@intel.com, ak@linux.intel.com, tim.c.chen@linux.intel.com, Andrew Cooper , Nikolay Borisov Cc: linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, kvm@vger.kernel.org, Alyssa Milburn , Daniel Sneddon , antonio.gomez.iglesias@linux.intel.com Subject: [PATCH v8 3/6] x86/entry_32: Add VERW just before userspace transition Message-ID: <20240213-delay-verw-v8-3-a6216d83edb7@linux.intel.com> X-Mailer: b4 0.12.3 References: <20240213-delay-verw-v8-0-a6216d83edb7@linux.intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20240213-delay-verw-v8-0-a6216d83edb7@linux.intel.com> X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1790848472782508941 X-GMAIL-MSGID: 1790848472782508941 As done for entry_64, add support for executing VERW late in exit to user path for 32-bit mode. Cc: stable@kernel.org Signed-off-by: Pawan Gupta --- arch/x86/entry/entry_32.S | 3 +++ 1 file changed, 3 insertions(+) diff --git a/arch/x86/entry/entry_32.S b/arch/x86/entry/entry_32.S index 1b0fe4b49ea0..d3a814efbff6 100644 --- a/arch/x86/entry/entry_32.S +++ b/arch/x86/entry/entry_32.S @@ -881,6 +881,7 @@ SYM_FUNC_START(entry_SYSENTER_32) BUG_IF_WRONG_CR3 no_user_check=1 popfl popl %eax + CLEAR_CPU_BUFFERS /* * Return back to the vDSO, which will pop ecx and edx. @@ -950,6 +951,7 @@ restore_all_switch_stack: /* Restore user state */ RESTORE_REGS pop=4 # skip orig_eax/error_code + CLEAR_CPU_BUFFERS .Lirq_return: /* * ARCH_HAS_MEMBARRIER_SYNC_CORE rely on IRET core serialization @@ -1142,6 +1144,7 @@ SYM_CODE_START(asm_exc_nmi) /* Not on SYSENTER stack. */ call exc_nmi + CLEAR_CPU_BUFFERS jmp .Lnmi_return .Lnmi_from_sysenter_stack: