From patchwork Sat Feb 10 01:18:09 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sebastian Reichel X-Patchwork-Id: 199181 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:50ea:b0:106:860b:bbdd with SMTP id r10csp1236745dyd; Fri, 9 Feb 2024 17:24:48 -0800 (PST) X-Forwarded-Encrypted: i=3; AJvYcCVJBbrK8ag4Mi3u60xYNE0GFHsuUaTz0/TovG6m4Rf4VCfWN7incWF3fP0GQzUp7Gc5qrh6Zmin+hbtr2Lc6T6mH+259Q== X-Google-Smtp-Source: AGHT+IHWJ5FyJmvm9UUBlQM1KppfAQKTZfLJxKRyHkQPSBYSLGeS33lPtNlrbf9hWWxPi09u1m76 X-Received: by 2002:a05:6402:b34:b0:561:46fe:56e9 with SMTP id bo20-20020a0564020b3400b0056146fe56e9mr667874edb.10.1707528288106; Fri, 09 Feb 2024 17:24:48 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707528288; cv=pass; d=google.com; s=arc-20160816; b=xtmPe6X1Mjco8bDkoPFcItB2Cmqzc3dVZGuiYYwY840pccVmcpAORHWIjk8IYLTjmZ NDMYtt/767Ou7+o2+9PZu7zuwi8DyRRsRQMwD4/QyaV68/dK+ID8Czm5Zx98T6yZ6LPc zIpUayp65zdxLhD3vrplAisz7qnL8WK6fF5HGdIiiBKetUA3M68q8m01dmY9CYAV1PX1 jd72djmiwAPjrz+YbpN62o/SowR6EC5RoF+Pv+w/sabHdkl1X1amu42sN5l7w0BTEafR bloMWiMgRYUo0+Eu6w3jfFCsPeQojp1sxnK4LhApXrx3mkaiymwEHC2N+Y2WiM3ZRngN WKcQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=pqVJKrFHppXXFYVEHwYHjqI4gbortwhFj59e0pRu1B4=; fh=HMsd8K5lj9BdQbxHGx6thEWxQ/BW1HBBXljmclaFEFw=; b=QbZ/FLqvu7MI0rZNrCT4W/tdC0WXgPlFnHSJUckIcXrGgultVm0C+wqs86CVKsUfRB Ov4ZWFksSE8e1lP6TJvQOcnclAP3EjJAoSUMgmGrG0sbxbosPox8ZKNy9oaCCMjO/oSS IMhy7eICuOJFatYh3YjWJG9O+onNwF1ztML18TgpnsaIyFGNmG1h9HOE2Vsc3uX/T8iJ QPO6nxpm4b4/gnr0HlsyGs0XuhvxLfwRZmrAABN3MLCsA4Dj6jNJLL00FT5AfNH943ED VdpL7jsPxp5Lx0EJvGUzXw6QGhvbMucTOfcm1vunbmtJP9nJt4tuF8ZpK1bPQwyE5z3U XvPw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=Zs921JtN; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-60223-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-60223-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org X-Forwarded-Encrypted: i=2; AJvYcCVUe8tO4Gzwm4/r3pfXNdAnO94HSbi9lEvr8p+w9m1LD4lY+/z11j6UE63KhZPV0yXGF5Svjl5tpf/sDEuFbtlu+k1mMw== Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [147.75.80.249]) by mx.google.com with ESMTPS id a8-20020a05640213c800b005615ddde91csi369904edx.124.2024.02.09.17.24.47 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 09 Feb 2024 17:24:48 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-60223-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=Zs921JtN; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-60223-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-60223-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 8F1D61F25646 for ; Sat, 10 Feb 2024 01:24:47 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 848B13A1CB; Sat, 10 Feb 2024 01:21:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="Zs921JtN" Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B842417C80; Sat, 10 Feb 2024 01:21:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707528081; cv=none; b=WqG6Imahmi1hlVO0fVC4qGHk7w06ohWhegjIana5PzXK1ZrbQuSsv/ZXusXIUwpDJIUOyTSiLDLdrjFippAWPbrnlpplR1al1SSIPAEuOoZMVYsqQZPXwoDg2o0NFmYIabloQZerDj/zyDEXu58rg8aSvRZExj/905wSrEOSOQc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707528081; c=relaxed/simple; bh=zS+GAzqXVNNySv8GAJUkIYMPwF/IscLbgcXGsQJnlgA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=KPgA3tNPH9I2gAjqcVAQlUH04g54i/PD3CASmU/D9y8a7rKz36WH5Ah+0YvLBY22rlbof1ISp8ZFGPIO2RJJrcoNjxU8DbtIw7JpH8kP7P3pdThXymh7mwg7z0K47NFmz1Kr+0rQqSBDHwh5V+jJ9YUhKfqCxBQ9IlSafE/fLBo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=Zs921JtN; arc=none smtp.client-ip=10.30.226.201 Received: by smtp.kernel.org (Postfix) with ESMTPSA id 14DF3C433A6; Sat, 10 Feb 2024 01:21:21 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1707528081; bh=zS+GAzqXVNNySv8GAJUkIYMPwF/IscLbgcXGsQJnlgA=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=Zs921JtN1leg8cDXXpVX3fsyE61B69EvYdstgAGKBfpFPjlDVB64HUiP94Pe+GW9R NhHIbi/fatZ+FQnWW7fjTnh7xGejHem+Ibg3Ap6Cw7dvE8NjqE7uBt3EpTvHhSCdi2 +1zqohD5NW/yvGyZJUyGduWGqyxGAL5GlOquBnMILcfs0B9B0JHkDDXdL24LObX1/l jsGVomgj0yMjaewKRnREyYPi07053jWUjYlG8RcPHbfLzYcC3kn+0pcfFjLVIZihOo sxVF1lmcNYDahg93r1SosaIR8tFDIw9GOWIcVjtU6J9/VyU6XtZ9aM5eupe8x8BYr7 CqsyT+Msuw8SQ== Received: by mercury (Postfix, from userid 1000) id E00711068B72; Sat, 10 Feb 2024 02:21:15 +0100 (CET) From: Sebastian Reichel To: Sebastian Reichel , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Fabio Estevam , Pengutronix Kernel Team , NXP Linux Team Cc: Dong Aisheng , Linus Walleij , Dmitry Torokhov , Mark Brown , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v1 05/14] dt-bindings: soc: imx: fsl,imx-anatop: add binding Date: Sat, 10 Feb 2024 02:18:09 +0100 Message-ID: <20240210012114.489102-6-sre@kernel.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240210012114.489102-1-sre@kernel.org> References: <20240210012114.489102-1-sre@kernel.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1790473182134978324 X-GMAIL-MSGID: 1790473182134978324 Add missing binding for i.MX anatop syscon. Signed-off-by: Sebastian Reichel --- .../bindings/soc/imx/fsl,imx-anatop.yaml | 125 ++++++++++++++++++ 1 file changed, 125 insertions(+) create mode 100644 Documentation/devicetree/bindings/soc/imx/fsl,imx-anatop.yaml diff --git a/Documentation/devicetree/bindings/soc/imx/fsl,imx-anatop.yaml b/Documentation/devicetree/bindings/soc/imx/fsl,imx-anatop.yaml new file mode 100644 index 000000000000..436fdae1879e --- /dev/null +++ b/Documentation/devicetree/bindings/soc/imx/fsl,imx-anatop.yaml @@ -0,0 +1,125 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/soc/imx/fsl,imx-anatop.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: ANATOP register + +maintainers: + - Shawn Guo + - Sascha Hauer + +properties: + compatible: + oneOf: + - items: + - enum: + - fsl,imx6sl-anatop + - fsl,imx6sll-anatop + - fsl,imx6sx-anatop + - fsl,imx6ul-anatop + - fsl,imx7d-anatop + - const: fsl,imx6q-anatop + - const: syscon + - const: simple-mfd + - items: + - const: fsl,imx6q-anatop + - const: syscon + - const: simple-mfd + + reg: + maxItems: 1 + + interrupts: + maxItems: 3 + + tempmon: + type: object + unevaluatedProperties: false + $ref: /schemas/thermal/imx-thermal.yaml + +patternProperties: + "regulator-((3p0)|(vddcore)|(vddsoc))$": + type: object + unevaluatedProperties: false + $ref: /schemas/regulator/anatop-regulator.yaml + +required: + - compatible + - reg + +additionalProperties: false + +examples: + - | + #include + #include + + anatop: anatop@20c8000 { + compatible = "fsl,imx6ul-anatop", "fsl,imx6q-anatop", + "syscon", "simple-mfd"; + reg = <0x020c8000 0x1000>; + interrupts = , + , + ; + + reg_3p0: regulator-3p0 { + compatible = "fsl,anatop-regulator"; + regulator-name = "vdd3p0"; + regulator-min-microvolt = <2625000>; + regulator-max-microvolt = <3400000>; + anatop-reg-offset = <0x120>; + anatop-vol-bit-shift = <8>; + anatop-vol-bit-width = <5>; + anatop-min-bit-val = <0>; + anatop-min-voltage = <2625000>; + anatop-max-voltage = <3400000>; + anatop-enable-bit = <0>; + }; + + reg_arm: regulator-vddcore { + compatible = "fsl,anatop-regulator"; + regulator-name = "cpu"; + regulator-min-microvolt = <725000>; + regulator-max-microvolt = <1450000>; + regulator-always-on; + anatop-reg-offset = <0x140>; + anatop-vol-bit-shift = <0>; + anatop-vol-bit-width = <5>; + anatop-delay-reg-offset = <0x170>; + anatop-delay-bit-shift = <24>; + anatop-delay-bit-width = <2>; + anatop-min-bit-val = <1>; + anatop-min-voltage = <725000>; + anatop-max-voltage = <1450000>; + }; + + reg_soc: regulator-vddsoc { + compatible = "fsl,anatop-regulator"; + regulator-name = "vddsoc"; + regulator-min-microvolt = <725000>; + regulator-max-microvolt = <1450000>; + regulator-always-on; + anatop-reg-offset = <0x140>; + anatop-vol-bit-shift = <18>; + anatop-vol-bit-width = <5>; + anatop-delay-reg-offset = <0x170>; + anatop-delay-bit-shift = <28>; + anatop-delay-bit-width = <2>; + anatop-min-bit-val = <1>; + anatop-min-voltage = <725000>; + anatop-max-voltage = <1450000>; + }; + + tempmon: tempmon { + compatible = "fsl,imx6ul-tempmon", "fsl,imx6sx-tempmon"; + interrupt-parent = <&gpc>; + interrupts = ; + fsl,tempmon = <&anatop>; + nvmem-cells = <&tempmon_calib>, <&tempmon_temp_grade>; + nvmem-cell-names = "calib", "temp_grade"; + clocks = <&clks IMX6UL_CLK_PLL3_USB_OTG>; + #thermal-sensor-cells = <0>; + }; + };