From patchwork Wed Feb 7 22:55:20 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Judith Mendez X-Patchwork-Id: 198121 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:168b:b0:106:860b:bbdd with SMTP id ma11csp2553117dyb; Wed, 7 Feb 2024 14:58:00 -0800 (PST) X-Google-Smtp-Source: AGHT+IHHpzWiGgg1tpimw6qyUBnv2cFutggMHhSEwAtLGYnIY2HEeTEaP75coLseOPLMy3QOVeoR X-Received: by 2002:a17:907:7810:b0:a38:10d8:215e with SMTP id la16-20020a170907781000b00a3810d8215emr4150524ejc.23.1707346680589; Wed, 07 Feb 2024 14:58:00 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707346680; cv=pass; d=google.com; s=arc-20160816; b=u4LQPhnrZuIX17+EOprAxKSCBk71iSKmKbtom+hpAd8Isq+unRGiIyU1ucukJXS2YG 1wuiD8PzAmRj8M6mt2tK1e0TESYrJfBcF6xFc2HNl/bMOiP2BDG5xbAGwig5L2X0xl0a StllKS+XtCiPOVGLW9ZLbvVHf5Hx5G5jYUo5cbmafU+znzYuLNH6soc4k4Zvq7d+qBMt /sVUt4PFnQCgeUvz1d1mb1Hx05dPzrPSQq9qYITipZvPYJ1nZZINoBF5YRHrjaS70cqT YrlyagqoU//xQH4mKYe7d73yjmGql36JBOiQpTMBYJscIbhGx3M1GzFC+jUPI6cHGJsS uaDQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=gjIQkQk0XyLlWC62YyfoYsqGsstVP1Jl1mRAtlNrcmg=; fh=fSNHiW1yfTa4rwSK+uns1xMhqX2JRnxRfnk1uY7K3AU=; b=SttawPwBBiaew7QySkkP+96iMvMaC+gOdL0t9KWYIEI1Vzc/nZrifvZqIqeJywN5Gk iQlMcObuzwEuO6n9fAcf3kKDNX95l7rICyRChY/uTRgw6FGRG4r1Sr7gkBii4HmQxAuQ 18w3kzpfhYh4mx9QW0LI9hpfLjAZ6s+Zp8LOUlMxeyNHj9Q7xMVqK7BY72xPf5XvtTKs 9z7AAe+//zG+IJM3TsM1EU7WbROJG/26ZyZjeQO1ewdTMyTOEV/mMbEzBg5HN69CffK+ fOzFTp0TSspV/ezyokRsH4Pi5Iai8pBY2NTRul5uoOn4GalbRI3GCu2wrRq/SLE8YNF0 Pn7w==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=p4a1smpo; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-57283-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-57283-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com X-Forwarded-Encrypted: i=2; AJvYcCWLlVMm9TcYmTO8ea+T9QGaVfDBmbHAKqnNg/or0s75xUPAmG9iKOAEgU1HgIzQMIrp2bzNBC6QFPr0Y8oObqbNRLr9iA== Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [147.75.80.249]) by mx.google.com with ESMTPS id z19-20020a17090655d300b00a37c5be2cdfsi1533881ejp.437.2024.02.07.14.58.00 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 07 Feb 2024 14:58:00 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-57283-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=p4a1smpo; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-57283-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-57283-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id EB7B61F24E76 for ; Wed, 7 Feb 2024 22:57:59 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 0FF2F6F519; Wed, 7 Feb 2024 22:55:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="p4a1smpo" Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3CAB520317; Wed, 7 Feb 2024 22:55:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.141 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707346540; cv=none; b=ZePSG1zOxevwIFpSrinGHP/5+kmWsPVerb+r3rFy8nPJLIIXm3wD/W+CgXlQ/AVb7jnxF1glRLXmIaeprOoumoVgVwasoESXgrLy1PPcKHlYy+BlMNyxbcI1ojGaFCiLohPw6BMpS8fGFSw16fW/BRbvQJOSefUkTMoMqq9W2zs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707346540; c=relaxed/simple; bh=jENiGHyDBDfkXFMRZi02MBN1t2DVNvmbrSh3CPhenDI=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=p1TMIO1xz5O9u0tX/dmt4KlMYHi2hPzNdurj50KMLFef2IRmipUM1Nn4w5UQDycvTWepZJI2yuHksHz/na76Z9jyRR6OsGDgcEvvi9HyZ+kvto7MMpRaLNnjW1VfkJSgNH6u2WPfkcyXcSQdAT3sPaL2P4xP8LQFxeWi+UA2ztA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=p4a1smpo; arc=none smtp.client-ip=198.47.19.141 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 417MtRwH014820; Wed, 7 Feb 2024 16:55:27 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707346527; bh=gjIQkQk0XyLlWC62YyfoYsqGsstVP1Jl1mRAtlNrcmg=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=p4a1smpoP9gmWWDxtGmB15O42LccNAV2w3dW03TsjMNeNSGdGo3aNrCkpbLE8lm8K FKfhgxilu8b3Bq8iQtqNgqbePxXhi4fqimxjz6csL1YplX42OEaDR7utNFrPn7398F 78XSQNsKfsbkS+QDaFxV1hFG7fmBRwwxNbxrVwA0= Received: from DLEE105.ent.ti.com (dlee105.ent.ti.com [157.170.170.35]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 417MtRRE082339 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 7 Feb 2024 16:55:27 -0600 Received: from DLEE100.ent.ti.com (157.170.170.30) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Wed, 7 Feb 2024 16:55:27 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE100.ent.ti.com (157.170.170.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Wed, 7 Feb 2024 16:55:27 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 417MtQmW014027; Wed, 7 Feb 2024 16:55:27 -0600 From: Judith Mendez To: Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , , , Subject: [PATCH v1 3/9] arm64: dts: ti: k3-am62a7-sk: Enable eMMC support Date: Wed, 7 Feb 2024 16:55:20 -0600 Message-ID: <20240207225526.3953230-4-jm@ti.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240207225526.3953230-1-jm@ti.com> References: <20240207225526.3953230-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1790282753021130368 X-GMAIL-MSGID: 1790282753021130368 From: Nitin Yadav Add support for 32GB eMMC card on AM62A7 SK. Includes adding mmc0 pins settings. Add mmc0 alias for sdhci0 in k3-am62a7-sk.dts. Signed-off-by: Nitin Yadav Signed-off-by: Judith Mendez --- arch/arm64/boot/dts/ti/k3-am62a7-sk.dts | 26 +++++++++++++++++++++++++ 1 file changed, 26 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts index f5ae91bf1bdb..c99b2e90f76d 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts @@ -20,6 +20,7 @@ aliases { serial0 = &wkup_uart0; serial2 = &main_uart0; serial3 = &main_uart1; + mmc0 = &sdhci0; mmc1 = &sdhci1; }; @@ -263,6 +264,22 @@ AM62AX_IOPAD(0x0b4, PIN_INPUT_PULLUP, 1) /* (K24) GPMC0_CSn3.I2C2_SDA */ >; }; + main_mmc0_pins_default: main-mmc0-default-pins { + pinctrl-single,pins = < + AM62AX_IOPAD(0x220, PIN_INPUT, 0) /* (Y3) MMC0_CMD */ + AM62AX_IOPAD(0x218, PIN_INPUT, 0) /* (AB1) MMC0_CLKLB */ + AM62AX_IOPAD(0x21c, PIN_INPUT, 0) /* (AB1) MMC0_CLK */ + AM62AX_IOPAD(0x214, PIN_INPUT, 0) /* (AA2) MMC0_DAT0 */ + AM62AX_IOPAD(0x210, PIN_INPUT_PULLUP, 0) /* (AA1) MMC0_DAT1 */ + AM62AX_IOPAD(0x20c, PIN_INPUT_PULLUP, 0) /* (AA3) MMC0_DAT2 */ + AM62AX_IOPAD(0x208, PIN_INPUT_PULLUP, 0) /* (Y4) MMC0_DAT3 */ + AM62AX_IOPAD(0x204, PIN_INPUT_PULLUP, 0) /* (AB2) MMC0_DAT4 */ + AM62AX_IOPAD(0x200, PIN_INPUT_PULLUP, 0) /* (AC1) MMC0_DAT5 */ + AM62AX_IOPAD(0x1fc, PIN_INPUT_PULLUP, 0) /* (AD2) MMC0_DAT6 */ + AM62AX_IOPAD(0x1f8, PIN_INPUT_PULLUP, 0) /* (AC2) MMC0_DAT7 */ + >; + }; + main_mmc1_pins_default: main-mmc1-default-pins { pinctrl-single,pins = < AM62AX_IOPAD(0x23c, PIN_INPUT, 0) /* (A21) MMC1_CMD */ @@ -550,6 +567,15 @@ &main_i2c2 { clock-frequency = <400000>; }; +&sdhci0 { + /* eMMC */ + status = "okay"; + non-removable; + pinctrl-names = "default"; + pinctrl-0 = <&main_mmc0_pins_default>; + disable-wp; +}; + &sdhci1 { /* SD/MMC */ status = "okay";