| Message ID | 20240206051825.1038685-6-quic_kriskura@quicinc.com |
|---|---|
| State | New |
| Headers |
Return-Path: <linux-kernel+bounces-54346-ouuuleilei=gmail.com@vger.kernel.org>
Delivered-To: ouuuleilei@gmail.com
Received: by 2002:a05:7301:168b:b0:106:860b:bbdd with SMTP id
ma11csp1331698dyb;
Mon, 5 Feb 2024 21:20:59 -0800 (PST)
X-Google-Smtp-Source:
AGHT+IEgpoIzuQMnN4KithJAKzLYGGWKwlVvvOaCvywRx09zbPZGbbrgbsXlNd2U1IQpxuyNRKff
X-Received: by 2002:a05:6214:21ea:b0:68c:aa95:bbe7 with SMTP id
p10-20020a05621421ea00b0068caa95bbe7mr3079491qvj.11.1707196859667;
Mon, 05 Feb 2024 21:20:59 -0800 (PST)
ARC-Seal: i=2; a=rsa-sha256; t=1707196859; cv=pass;
d=google.com; s=arc-20160816;
b=vBL1CKztDbQorfb/IMKAWbLYSb2q1uzOZdYFtPDIRIzhaPwmZK4H6ILegrMzwLn+GS
d8Mc2Wrhc9EiDsKWVAFYmlVFxgvB16XIp5gpgbEp093q7lKQe4QlIFs2q/wkT8JpKcHT
gACjZI665CP3l9ZmA+dEofxCRSduJSTIqKaE8WI4JtZaB63djAZh1rKzUA/LSjEDRVjC
cEHGLCe57hPHxcJaPlFasSVLbZEVl0XEh3rM9sgfwhmRF/1Xm1f2aUPY9Ndsc51OigXd
526rLwBa5j/ejacHQgBIOt1xaAV/YG+O7QevwWF+Rjgs5iTEfGfG9CXwS9zbfYBgvO0s
E4Fg==
ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20160816;
h=content-transfer-encoding:mime-version:list-unsubscribe
:list-subscribe:list-id:precedence:references:in-reply-to:message-id
:date:subject:cc:to:from:dkim-signature;
bh=1lJSNc5F2+6JWs6y/i6NpltceXCQVsqpr3M1ktGw2k8=;
fh=HlDiYgff3rm6nnGm1w1qmkJN/cN+XwoOm/EWiTsopYU=;
b=foRkL6+rMr3DNYSMcahMVlVQ88W/I/QqiIoZ7NBuuT3nKm90nijrqWh8vI4/6tTSeE
K/lmg701ffc46NBbxka+V3uSwynPM4UlJ13SLdtmFilf6Z0mO9Zcmo6o6t7M9k1HP69N
db9V/G+4So+fcOm6vBMZghFmOqzznGXRh5+HknFmNOysHBkxtp5IUFXGF+aMw2FNo9Ez
BHPsOLarfY1+tAJuZnwIbL197pYhBVn5nNVRkKJfq8xo5p5x1LRvDfLTG3R2sRPbmGlX
em8PAxAtvhtMHaz7Isi1l4IEzIp8QhAjsPBfJIEdL2weyZLmMBAIMT4Sd8hhndHPQ0ZV
JBbA==;
dara=google.com
ARC-Authentication-Results: i=2; mx.google.com;
dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=g5qPkAvr;
arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass
dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com);
spf=pass (google.com: domain of
linux-kernel+bounces-54346-ouuuleilei=gmail.com@vger.kernel.org designates
2604:1380:45d1:ec00::1 as permitted sender)
smtp.mailfrom="linux-kernel+bounces-54346-ouuuleilei=gmail.com@vger.kernel.org";
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com
X-Forwarded-Encrypted: i=1;
AJvYcCWL4d3ODd69dDlSwZlWvSlaliZzp2Qb0mERsiYL3Sz1sGtq2xaLRDa+Q8NFhsL0ogjiKDMxU3Cx5Zo30/IiDr3I2bySPw==
Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org.
[2604:1380:45d1:ec00::1])
by mx.google.com with ESMTPS id
k1-20020a0cfa41000000b0067a8bf10affsi1567230qvo.220.2024.02.05.21.20.59
for <ouuuleilei@gmail.com>
(version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
Mon, 05 Feb 2024 21:20:59 -0800 (PST)
Received-SPF: pass (google.com: domain of
linux-kernel+bounces-54346-ouuuleilei=gmail.com@vger.kernel.org designates
2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1;
Authentication-Results: mx.google.com;
dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=g5qPkAvr;
arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass
dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com);
spf=pass (google.com: domain of
linux-kernel+bounces-54346-ouuuleilei=gmail.com@vger.kernel.org designates
2604:1380:45d1:ec00::1 as permitted sender)
smtp.mailfrom="linux-kernel+bounces-54346-ouuuleilei=gmail.com@vger.kernel.org";
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org
[52.25.139.140])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by ny.mirrors.kernel.org (Postfix) with ESMTPS id 6BD311C21845
for <ouuuleilei@gmail.com>; Tue, 6 Feb 2024 05:20:59 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
by smtp.subspace.kernel.org (Postfix) with ESMTP id B1E268062D;
Tue, 6 Feb 2024 05:19:21 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b="g5qPkAvr"
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com
[205.220.168.131])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2A88A80030;
Tue, 6 Feb 2024 05:19:16 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
arc=none smtp.client-ip=205.220.168.131
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
t=1707196758; cv=none;
b=YRfLkoibg7xGiFndUwo7jDuBxw38/NkJNFQ0MmukBHK1jjOAEL1e43k5voCiMpxLnqqTB80pavL7R9BuDGLirDyftEW3yg8zp4ffpJyZeJlaFfEE4YRez+V35NLOpS0PUdu0+RhoJRf4avY5uAnvv3iswvgASjkejPYiIlZCND0=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
s=arc-20240116; t=1707196758; c=relaxed/simple;
bh=d6RUi8RWHKHem8D5tyy6xIBkwzP4qMJxgZ5mnLqETPM=;
h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:
MIME-Version:Content-Type;
b=b6sFHpO2MamnDdMtrMQ/JLyXsdxmYAP5IRO28StgZhyyWB4Mu6m1ggtYz4njD6hOwsuhcqKDu8/ddT7LI6xC9O53uR406hw6C93YI6JfHwVVT8QxPTSvXAi4pMSszMTA2RB9Dsotkbi2oQXFz7YgIGoGOoQ/3QJb93bp5V9peu0=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com;
spf=pass smtp.mailfrom=quicinc.com;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b=g5qPkAvr; arc=none smtp.client-ip=205.220.168.131
Authentication-Results: smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com
Authentication-Results: smtp.subspace.kernel.org;
spf=pass smtp.mailfrom=quicinc.com
Received: from pps.filterd (m0279866.ppops.net [127.0.0.1])
by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id
4160fAwU032520;
Tue, 6 Feb 2024 05:19:11 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=
from:to:cc:subject:date:message-id:in-reply-to:references
:mime-version:content-transfer-encoding:content-type; s=
qcppdkim1; bh=1lJSNc5F2+6JWs6y/i6NpltceXCQVsqpr3M1ktGw2k8=; b=g5
qPkAvrwRZrkLdfbkknvdJm0Jj0mXHFFwRjgt+B8aNAsbxeRLReHAWYMm4gXpDIdt
YBI+dsqiOno1IPzPe+ok7R+MjumK8RoB+yFjjx+S/bjVo0GarYikFrm4ZqC2YbLZ
NfEj/wycQmJhYKZnLTloFedf+fEaQPQBk+8ZAG8Mgs8N6cYxUrt+RqBt1h5xsEpZ
2krnEdvOtyB2YrOMRSDenh/s7TePb7vQCocAtc0gbDU7CpkouP6D9QwfbMWVGItM
slJik8mw3wH8JdYC0csb57yQ9tYuEuAu/D+RfTKQRs+WH/UkpGvFwK6l4azva+Du
wNoaR2l3X6b9oeVXywcg==
Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com
[129.46.96.20])
by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3w3a1brg00-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Tue, 06 Feb 2024 05:19:11 +0000 (GMT)
Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com
[10.47.209.196])
by NALASPPMTA05.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id
4165JASN010090
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Tue, 6 Feb 2024 05:19:10 GMT
Received: from hu-kriskura-hyd.qualcomm.com (10.80.80.8) by
nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.2.1118.40; Mon, 5 Feb 2024 21:19:05 -0800
From: Krishna Kurapati <quic_kriskura@quicinc.com>
To: Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Rob Herring
<robh+dt@kernel.org>,
Bjorn Andersson <andersson@kernel.org>,
Wesley Cheng
<quic_wcheng@quicinc.com>,
Konrad Dybcio <konrad.dybcio@linaro.org>,
"Greg
Kroah-Hartman" <gregkh@linuxfoundation.org>,
Conor Dooley
<conor+dt@kernel.org>,
Thinh Nguyen <Thinh.Nguyen@synopsys.com>,
Felipe Balbi
<balbi@kernel.org>
CC: <devicetree@vger.kernel.org>, <linux-arm-msm@vger.kernel.org>,
<linux-usb@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
<quic_ppratap@quicinc.com>, <quic_jackp@quicinc.com>,
Krishna Kurapati
<quic_kriskura@quicinc.com>
Subject: [PATCH v14 5/9] dt-bindings: usb: qcom,dwc3: Add bindings for SC8280
Multiport
Date: Tue, 6 Feb 2024 10:48:21 +0530
Message-ID: <20240206051825.1038685-6-quic_kriskura@quicinc.com>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20240206051825.1038685-1-quic_kriskura@quicinc.com>
References: <20240206051825.1038685-1-quic_kriskura@quicinc.com>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To
nalasex01a.na.qualcomm.com (10.47.209.196)
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800
signatures=585085
X-Proofpoint-GUID: PmLPAFLS2hzo0ydDlMg1_RKulnlahFQb
X-Proofpoint-ORIG-GUID: PmLPAFLS2hzo0ydDlMg1_RKulnlahFQb
X-Proofpoint-Virus-Version: vendor=baseguard
engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26
definitions=2024-02-05_18,2024-01-31_01,2023-05-22_02
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
mlxlogscore=639 phishscore=0
lowpriorityscore=0 bulkscore=0 spamscore=0 priorityscore=1501
suspectscore=0 impostorscore=0 clxscore=1015 mlxscore=0 malwarescore=0
adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1
engine=8.19.0-2401310000 definitions=main-2402060035
X-getmail-retrieved-from-mailbox: INBOX
X-GMAIL-THRID: 1790125654222211319
X-GMAIL-MSGID: 1790125654222211319
|
| Series |
Add multiport support for DWC3 controllers
|
|
Commit Message
Krishna Kurapati
Feb. 6, 2024, 5:18 a.m. UTC
Add the compatible string for SC8280 Multiport USB controller from
Qualcomm.
There are 4 power event irq interrupts supported by this controller
(one for each port of multiport). Added all the 4 as non-optional
interrupts for SC8280XP-MP
Also each port of multiport has one DP and oen DM IRQ. Add all DP/DM
IRQ's related to 4 ports of SC8280XP Teritiary controller.
Also added ss phy irq for both SS Ports.
Signed-off-by: Krishna Kurapati <quic_kriskura@quicinc.com>
---
.../devicetree/bindings/usb/qcom,dwc3.yaml | 33 +++++++++++++++++++
1 file changed, 33 insertions(+)
Comments
On Tue, Feb 06, 2024 at 10:48:21AM +0530, Krishna Kurapati wrote: > Add the compatible string for SC8280 Multiport USB controller from > Qualcomm. > > There are 4 power event irq interrupts supported by this controller > (one for each port of multiport). Added all the 4 as non-optional > interrupts for SC8280XP-MP > > Also each port of multiport has one DP and oen DM IRQ. Add all DP/DM > IRQ's related to 4 ports of SC8280XP Teritiary controller. > > Also added ss phy irq for both SS Ports. > > Signed-off-by: Krishna Kurapati <quic_kriskura@quicinc.com> Reviewed-by: Bjorn Andersson <andersson@kernel.org> Regards, Bjorn > --- > .../devicetree/bindings/usb/qcom,dwc3.yaml | 33 +++++++++++++++++++ > 1 file changed, 33 insertions(+) > > diff --git a/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml b/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml > index 63d150b216c5..cc7cf592c029 100644 > --- a/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml > +++ b/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml > @@ -30,6 +30,7 @@ properties: > - qcom,sc7180-dwc3 > - qcom,sc7280-dwc3 > - qcom,sc8280xp-dwc3 > + - qcom,sc8280xp-dwc3-mp > - qcom,sdm660-dwc3 > - qcom,sdm670-dwc3 > - qcom,sdm845-dwc3 > @@ -282,6 +283,7 @@ allOf: > contains: > enum: > - qcom,sc8280xp-dwc3 > + - qcom,sc8280xp-dwc3-mp > - qcom,x1e80100-dwc3 > then: > properties: > @@ -470,6 +472,37 @@ allOf: > - const: dm_hs_phy_irq > - const: ss_phy_irq > > + - if: > + properties: > + compatible: > + contains: > + enum: > + - qcom,sc8280xp-dwc3-mp > + then: > + properties: > + interrupts: > + maxItems: 18 > + interrupt-names: > + items: > + - const: pwr_event_1 > + - const: pwr_event_2 > + - const: pwr_event_3 > + - const: pwr_event_4 > + - const: hs_phy_1 > + - const: hs_phy_2 > + - const: hs_phy_3 > + - const: hs_phy_4 > + - const: dp_hs_phy_1 > + - const: dm_hs_phy_1 > + - const: dp_hs_phy_2 > + - const: dm_hs_phy_2 > + - const: dp_hs_phy_3 > + - const: dm_hs_phy_3 > + - const: dp_hs_phy_4 > + - const: dm_hs_phy_4 > + - const: ss_phy_1 > + - const: ss_phy_2 > + > additionalProperties: false > > examples: > -- > 2.34.1 >
On Tue, Feb 06, 2024 at 10:48:21AM +0530, Krishna Kurapati wrote: > Add the compatible string for SC8280 Multiport USB controller from > Qualcomm. > > There are 4 power event irq interrupts supported by this controller > (one for each port of multiport). Added all the 4 as non-optional > interrupts for SC8280XP-MP > > Also each port of multiport has one DP and oen DM IRQ. Add all DP/DM > IRQ's related to 4 ports of SC8280XP Teritiary controller. > > Also added ss phy irq for both SS Ports. > > Signed-off-by: Krishna Kurapati <quic_kriskura@quicinc.com> > --- > .../devicetree/bindings/usb/qcom,dwc3.yaml | 33 +++++++++++++++++++ > 1 file changed, 33 insertions(+) > > diff --git a/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml b/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml > index 63d150b216c5..cc7cf592c029 100644 > --- a/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml > +++ b/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml > @@ -30,6 +30,7 @@ properties: > - qcom,sc7180-dwc3 > - qcom,sc7280-dwc3 > - qcom,sc8280xp-dwc3 > + - qcom,sc8280xp-dwc3-mp > - qcom,sdm660-dwc3 > - qcom,sdm670-dwc3 > - qcom,sdm845-dwc3 > @@ -282,6 +283,7 @@ allOf: > contains: > enum: > - qcom,sc8280xp-dwc3 > + - qcom,sc8280xp-dwc3-mp > - qcom,x1e80100-dwc3 > then: > properties: > @@ -470,6 +472,37 @@ allOf: > - const: dm_hs_phy_irq > - const: ss_phy_irq > > + - if: > + properties: > + compatible: > + contains: > + enum: > + - qcom,sc8280xp-dwc3-mp > + then: > + properties: > + interrupts: > + maxItems: 18 Need 'minItems: 18' as well. With that, Reviewed-by: Rob Herring <robh@kernel.org>
diff --git a/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml b/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml index 63d150b216c5..cc7cf592c029 100644 --- a/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml +++ b/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml @@ -30,6 +30,7 @@ properties: - qcom,sc7180-dwc3 - qcom,sc7280-dwc3 - qcom,sc8280xp-dwc3 + - qcom,sc8280xp-dwc3-mp - qcom,sdm660-dwc3 - qcom,sdm670-dwc3 - qcom,sdm845-dwc3 @@ -282,6 +283,7 @@ allOf: contains: enum: - qcom,sc8280xp-dwc3 + - qcom,sc8280xp-dwc3-mp - qcom,x1e80100-dwc3 then: properties: @@ -470,6 +472,37 @@ allOf: - const: dm_hs_phy_irq - const: ss_phy_irq + - if: + properties: + compatible: + contains: + enum: + - qcom,sc8280xp-dwc3-mp + then: + properties: + interrupts: + maxItems: 18 + interrupt-names: + items: + - const: pwr_event_1 + - const: pwr_event_2 + - const: pwr_event_3 + - const: pwr_event_4 + - const: hs_phy_1 + - const: hs_phy_2 + - const: hs_phy_3 + - const: hs_phy_4 + - const: dp_hs_phy_1 + - const: dm_hs_phy_1 + - const: dp_hs_phy_2 + - const: dm_hs_phy_2 + - const: dp_hs_phy_3 + - const: dm_hs_phy_3 + - const: dp_hs_phy_4 + - const: dm_hs_phy_4 + - const: ss_phy_1 + - const: ss_phy_2 + additionalProperties: false examples: