From patchwork Mon Feb 5 11:06:06 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dharma Balasubiramani X-Patchwork-Id: 196744 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:168b:b0:106:860b:bbdd with SMTP id ma11csp802112dyb; Mon, 5 Feb 2024 03:09:54 -0800 (PST) X-Google-Smtp-Source: AGHT+IF7CMw1DdbyXcb18s2eUDCOhvdAE2BldftIonVqex++P8GtEXUOGWa93soZfDp4IkdfedU8 X-Received: by 2002:a17:906:1999:b0:a36:95cd:5e5f with SMTP id g25-20020a170906199900b00a3695cd5e5fmr6048383ejd.62.1707131394184; Mon, 05 Feb 2024 03:09:54 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707131394; cv=pass; d=google.com; s=arc-20160816; b=lLykkQZlq3OCf0sbzLR9bPmPIpy9RRCL+q+xAeZheRshUVRKZwVEpOshpugBtUsHcP K44maVgkDqGrmhmLgMKhPXoHVgwXaNGfFhvJcZlp3qjU/S6uq7jRQAdHTrBGonD+H5QH fsQ+ho1M9AtE5B4ugb3oXjg+236d4YWCKQh/uWqubbtvOjVYtW4wMbn4OgbZfPcVINPp ewYNw5ZhCJjNbEQlcdP7A+40OKGqUBtQs4W4c+AgPo/Z71HOLjU1wwV/NYYysWAB9IyV hzrOmKg4a1Jvw8R8k7CbydmCQcwqazqbQkaZ6LflwZZxGwfvIuOZ3u3LrPoGVzQsTOUo SArg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:to:from:dkim-signature; bh=8evmcANvLo6jh3xstHm898bZGrgcAECcDQy69Rj/ud4=; fh=iLLRPLGNmHMa8FWdXVC07OGx2kT9NC1DRYAUQ0RAnYE=; b=YlB76QUjtJ0SjZUZt5Hz7FfhyzCXIRm73tpDKeDXOeNUWS6ZDXmjyRQz4BsjAuhvBU r8gYslVi5Ctd8T25SCq6X45Psv3fer0kQ0kglXIW9Z8q0ZrUH+110RtdbqgKNyMYRY8b oV1h4sbVJ0//zR4p+ZIbXSb+PhTm2EkGlCLn4lrsp2tUTkRAbHTny48Z49raN6+xX6ud KFFrrn8OL51plSB2Bm3KKQ0aQ4mjbj0UZdcBwlwYEEwpXavp1IGcueouDfDdNE0ORyWL VUjx0OvRhsXM+cMAxMlRkKhhv3xbcAaGElTSjEfHPIGwzMB91zBtsoqKD9lT6nsBgnBL fiuQ==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=iCkTrKDG; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-52461-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-52461-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com X-Forwarded-Encrypted: i=1; AJvYcCUCTFfeYgmkCIWYUXjisKGmlQFqZfX8DLmJtT8R7+xcrhc7SaI1g9y5iynxJK645RxscUFJ00QFsVMRXDHLvf/onwYcHg== Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [2604:1380:4601:e00::3]) by mx.google.com with ESMTPS id r4-20020a1709067fc400b00a372a2371dasi3099612ejs.257.2024.02.05.03.09.53 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 05 Feb 2024 03:09:54 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-52461-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=iCkTrKDG; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-52461-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-52461-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 9D5011F225B8 for ; Mon, 5 Feb 2024 11:09:53 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 5701D1B81F; Mon, 5 Feb 2024 11:08:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="iCkTrKDG" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4EF9B1B7F9; Mon, 5 Feb 2024 11:08:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707131286; cv=none; b=eW5CbzrrEHGcZbIBuFPoyiH+YmasDTQwwkSSzmA+Gt0/nlI7A5stqCxA5dMGgI8qIK7sg6Fu48GtrLxdH5WFBMZOks+X0vU5AjCa12JaGHWT0esP8QqEOiNdkIYYBpAAJ4z/Gnj6ttMHKpxWf+NIARcAxOCvoF5jXFPsUZu8aHY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707131286; c=relaxed/simple; bh=7mWEWnxAauLCFNk47f49pAB6QNSuMAx+Qk1dfenkHL8=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=J4clzdN2VcGA9xfKXD4jc+O7YsXkQHpmp6Ef9flD+UZijuF/d/FWqVa6UYqlbS2Iw3RSRdKHTTgyhqr2mPCQaiiZafdPyoHW7Hx7lp6NBGsMImu7dHfgQdsRq1OYYFJ0IccUb2d4nxIAl+4UKFYAOzFE3H/hY6gBZ03NnnNtnlg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=iCkTrKDG; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1707131284; x=1738667284; h=from:to:subject:date:message-id:in-reply-to:references: mime-version:content-transfer-encoding; bh=7mWEWnxAauLCFNk47f49pAB6QNSuMAx+Qk1dfenkHL8=; b=iCkTrKDGJ29LmHya9ZXTMcVdTE0mM0H4Ske/qWym2FgsSDR/M/xj8pKx 8IjNbKGZmi+UrNvKHluwjR54kfSid+CmDTpHDGFGFVzsf6mVh4IT5Mmge bTZ6EwHwCF+9WfUdhPjmR8VdQTp5GfkfnfuPk19bDAforO/j6gyc+bAxv HVvjG3mx2ST2LtZ5ZynfjkP38JUk1C2DzdIcMYI+MZnvZ2R02t6oIK4vd b6kskxTkqXW9PyOtRpiOcIZwClFDjucqKulgHBmlR3LLxoHuuFLwpJsyp iWBtUrUJG/x7UvveoYHBWrRie16aJz2FEDSwxq2LIT3/kqkLS8kZD1kFJ A==; X-CSE-ConnectionGUID: tvnljXD9ScO2Biw+t+1Jqg== X-CSE-MsgGUID: uOaGY4zKTEaXsI2/T8fQgg== X-IronPort-AV: E=Sophos;i="6.05,245,1701154800"; d="scan'208";a="17124179" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa1.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 05 Feb 2024 04:07:44 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 5 Feb 2024 04:06:35 -0700 Received: from che-lt-i70843lx.microchip.com (10.10.85.11) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Mon, 5 Feb 2024 04:06:24 -0700 From: Dharma Balasubiramani To: , , , , , , , , , , , , , , , , , , , , , , , , , , , , , Subject: [linux][PATCH v2 1/4] dt-bindings: display: bridge: add sam9x75-lvds compatible Date: Mon, 5 Feb 2024 16:36:06 +0530 Message-ID: <20240205110609.217022-2-dharma.b@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240205110609.217022-1-dharma.b@microchip.com> References: <20240205110609.217022-1-dharma.b@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1790057008955459814 X-GMAIL-MSGID: 1790057008955459814 Add the 'sam9x75-lvds' compatible binding, which describes the Low Voltage Differential Signaling (LVDS) Controller found on some Microchip's sam9x7 series System-on-Chip (SoC) devices. This binding will be used to define the properties and configuration for the LVDS Controller in DT. Signed-off-by: Dharma Balasubiramani Reviewed-by: Rob Herring --- Changelog v1 -> v2 - Remove '|' in description, as there is no formatting to preserve. - Remove 'gclk' from clock-names as there is only one clock(pclk). - Remove the unused headers and include only used ones. - Change the compatible name specific to SoC (sam9x75) instead of entire series. - Change file name to match the compatible name. --- .../bridge/microchip,sam9x75-lvds.yaml | 55 +++++++++++++++++++ 1 file changed, 55 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/bridge/microchip,sam9x75-lvds.yaml diff --git a/Documentation/devicetree/bindings/display/bridge/microchip,sam9x75-lvds.yaml b/Documentation/devicetree/bindings/display/bridge/microchip,sam9x75-lvds.yaml new file mode 100644 index 000000000000..862ef441ac9f --- /dev/null +++ b/Documentation/devicetree/bindings/display/bridge/microchip,sam9x75-lvds.yaml @@ -0,0 +1,55 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/bridge/microchip,sam9x75-lvds.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip SAM9X75 LVDS Controller + +maintainers: + - Dharma Balasubiramani + +description: + The Low Voltage Differential Signaling Controller (LVDSC) manages data + format conversion from the LCD Controller internal DPI bus to OpenLDI + LVDS output signals. LVDSC functions include bit mapping, balanced mode + management, and serializer. + +properties: + compatible: + const: microchip,sam9x75-lvds + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: Peripheral Bus Clock + + clock-names: + items: + - const: pclk + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + #include + #include + lvds-controller@f8060000 { + compatible = "microchip,sam9x75-lvds"; + reg = <0xf8060000 0x100>; + interrupts = <56 IRQ_TYPE_LEVEL_HIGH 0>; + clocks = <&pmc PMC_TYPE_PERIPHERAL 56>; + clock-names = "pclk"; + };