[v2,4/8] ARM: dts: microchip: sama5d27_wlsom1: Add power-supply property for sdmmc1 node
| Message ID | 20240205080027.4565-5-mihai.sain@microchip.com |
|---|---|
| State | New |
| Headers |
Return-Path: <linux-kernel+bounces-52181-ouuuleilei=gmail.com@vger.kernel.org>
Delivered-To: ouuuleilei@gmail.com
Received: by 2002:a05:7301:168b:b0:106:860b:bbdd with SMTP id
ma11csp731036dyb;
Mon, 5 Feb 2024 00:05:41 -0800 (PST)
X-Google-Smtp-Source:
AGHT+IErYYTNZAL9laxuCqNdjqoz0vlxJyoY3kryrzrbGND/CNz0eF/EQ8eGR3mQnoq/hHjX7dzJ
X-Received: by 2002:a17:902:e751:b0:1d9:bf28:8bd1 with SMTP id
p17-20020a170902e75100b001d9bf288bd1mr1407476plf.53.1707120340857;
Mon, 05 Feb 2024 00:05:40 -0800 (PST)
ARC-Seal: i=2; a=rsa-sha256; t=1707120340; cv=pass;
d=google.com; s=arc-20160816;
b=Edl+i7o94A1Q+rHnkGrGQDPIfqxFg2cyVlQDDVgt71rvpRV3pWja7PCzwOnC4ohZh7
5yusCoOr3P2wJ7mjwlI4xAD8+mKqdpuJVLh65TCOXcZvDA1nByoeZLOev7u3bpG6ZIFF
l3pgY3nvCV58NVm+/73lct06gurVHl2dmT4/eQOhvVbOveqGQJNIgHUeMW38aytLzxKz
0hDwpxdCpJSZ8PL/Gaqm6d2iRWRPwYmscxjBn6PG1JTwiBps3Bq8zEBv6Khv5pHQT506
l692Tc5YfNlPplujcv6aBRaEnCqFv1UDB8tGRhNbRYeCEMZmFNfmMSVJJ+wgnzEzB3q9
YMGA==
ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20160816;
h=content-transfer-encoding:mime-version:list-unsubscribe
:list-subscribe:list-id:precedence:references:in-reply-to:message-id
:date:subject:cc:to:from:dkim-signature;
bh=IqdtrvhctWR5RmiG3H7H0Be0fdrxJmXLoPRUTHopdtk=;
fh=pFCDyKfD99kt8Q0TWVan8r+bRfC05QYDrfwYvXtNpeg=;
b=VMmFWdDXCEu4WIP5m0m2mGc4zcpW+j70RRCKOH2YI/U6M6DiSS6ACo+B4FH5iEHZoW
l/I2QcejGQp/TSv4yGAOhZpwbBhkmalvmCiBbUUPCg5TXTpUBHXqnRpvTxmq9YduA8fa
3uDN7Q4L+DPb1adSZZS87KGCBuHbrLtnIzidvjxRfSvRrTFFCxf3qcaOjVWu3V8fxY2L
BoJ3m4ezG74cHOFzAe1tTBhGpFxPEe+KXZ55bdqcvCdYFv1iksb9OuPVpmEOIeEB7sYw
Yd3KhGaIc4howOSgOUPo6GmwUz+uEkEdWhN/Kfmjy82oBEMUiE3Ly8qsA3KlLyrhSJmf
sJ8A==;
dara=google.com
ARC-Authentication-Results: i=2; mx.google.com;
dkim=pass header.i=@microchip.com header.s=mchp header.b=I3LbQct9;
arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass
dkdomain=microchip.com dmarc=pass fromdomain=microchip.com);
spf=pass (google.com: domain of
linux-kernel+bounces-52181-ouuuleilei=gmail.com@vger.kernel.org designates
139.178.88.99 as permitted sender)
smtp.mailfrom="linux-kernel+bounces-52181-ouuuleilei=gmail.com@vger.kernel.org";
dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com
X-Forwarded-Encrypted: i=1;
AJvYcCVze4bBHT6YyehE4nSsNN9KXzkbzj6AEH83rA/hwDhcso/XOXZKTD6tWetaw57TAwQ94P3uDaBQEaAqFrJTByZIvEst6g==
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99])
by mx.google.com with ESMTPS id
k5-20020a170902f28500b001d9773a1990si4841834plc.400.2024.02.05.00.05.40
for <ouuuleilei@gmail.com>
(version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
Mon, 05 Feb 2024 00:05:40 -0800 (PST)
Received-SPF: pass (google.com: domain of
linux-kernel+bounces-52181-ouuuleilei=gmail.com@vger.kernel.org designates
139.178.88.99 as permitted sender) client-ip=139.178.88.99;
Authentication-Results: mx.google.com;
dkim=pass header.i=@microchip.com header.s=mchp header.b=I3LbQct9;
arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass
dkdomain=microchip.com dmarc=pass fromdomain=microchip.com);
spf=pass (google.com: domain of
linux-kernel+bounces-52181-ouuuleilei=gmail.com@vger.kernel.org designates
139.178.88.99 as permitted sender)
smtp.mailfrom="linux-kernel+bounces-52181-ouuuleilei=gmail.com@vger.kernel.org";
dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org
[52.25.139.140])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by sv.mirrors.kernel.org (Postfix) with ESMTPS id 73C192819A3
for <ouuuleilei@gmail.com>; Mon, 5 Feb 2024 08:05:40 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
by smtp.subspace.kernel.org (Postfix) with ESMTP id 562CA134B4;
Mon, 5 Feb 2024 08:04:21 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com
header.b="I3LbQct9"
Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com
[68.232.154.123])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1BB30111BC;
Mon, 5 Feb 2024 08:04:17 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
arc=none smtp.client-ip=68.232.154.123
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
t=1707120258; cv=none;
b=OkRyYYyfJ44niAwH5PY0UdWxo/O8+nhEByFq6HQ1oSkuL/2gRoIxxHSieuhgOv2FbEYa8TlMj7VgYlk6l515sHFJRa1P2867xmXsaCwsnEQP9DWc8d46rhu66IG+MxVpSQCHP80m+ThkkS535HJGCRUvJTMujZiiVqWTgKe3Vbg=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
s=arc-20240116; t=1707120258; c=relaxed/simple;
bh=HrSglZUZ2hoVlELPp8le9uE4ed0TrBfvyUw3oAEEASY=;
h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:
MIME-Version:Content-Type;
b=Z4vvYaAIMgbeU4ieLa+wi2VOXiBISg+tL5CdOF/SmgDf5fmnvskR4uc6d7FfHm+zs954T+SZomWFjK7sdZqEeIV9L+IHN6uxYiJ5aUZdoVo/+kvKnWUMrmjTuITurlhUpbH2BGso0oozUDQ0YYcSXmMrJsx5h/BoS85mAfueZK0=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
dmarc=pass (p=quarantine dis=none) header.from=microchip.com;
spf=pass smtp.mailfrom=microchip.com;
dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com
header.b=I3LbQct9; arc=none smtp.client-ip=68.232.154.123
Authentication-Results: smtp.subspace.kernel.org;
dmarc=pass (p=quarantine dis=none) header.from=microchip.com
Authentication-Results: smtp.subspace.kernel.org;
spf=pass smtp.mailfrom=microchip.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp;
t=1707120257; x=1738656257;
h=from:to:cc:subject:date:message-id:in-reply-to:
references:mime-version:content-transfer-encoding;
bh=HrSglZUZ2hoVlELPp8le9uE4ed0TrBfvyUw3oAEEASY=;
b=I3LbQct9gHSHXzyfkV/inXLfdffpnzzQxmABJl53KFA73MuXPYmzTJHc
EXhI5I75+ZDMjhy874ZjdmcLGE28DYsbE/2ScUZEps8U/by9y/tXeMGNC
4bjMx986FrcTrXkIh0TyMcJJ+cO3K2ixJFdOn5cCTXZl6TTjO2yF5lJ5m
K7qVjhfodyOo1I9vFtOJRdl99pb1GlPOk+HhQCcv/9dkL6watS+44qEh2
yv93hYbAr1L0+3RJl1kVoh+vaWiGDM7sjCsO4miJpK0CTU3FxSVc6ub6s
ZI/HSAi2JS6WSnEn/FVu0M3WSTcBTmnPhF5/Zm8llBXmYHJs29H31sMkm
g==;
X-CSE-ConnectionGUID: /sWzmiszTQ2ztYFgEFabog==
X-CSE-MsgGUID: gizGeysATd2xk8Y1tVVfYg==
X-IronPort-AV: E=Sophos;i="6.05,242,1701154800";
d="scan'208";a="16278234"
X-Amp-Result: SKIPPED(no attachment in message)
Received: from unknown (HELO email.microchip.com) ([170.129.1.10])
by esa2.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256;
05 Feb 2024 01:01:00 -0700
Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by
chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id
15.1.2507.35; Mon, 5 Feb 2024 01:00:42 -0700
Received: from virtualbox.microchip.com (10.10.85.11) by
chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id
15.1.2507.35 via Frontend Transport; Mon, 5 Feb 2024 01:00:40 -0700
From: Mihai Sain <mihai.sain@microchip.com>
To: <claudiu.beznea@tuxon.dev>, <robh+dt@kernel.org>,
<krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>,
<nicolas.ferre@microchip.com>, <alexandre.belloni@bootlin.com>,
<devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>
CC: Mihai Sain <mihai.sain@microchip.com>
Subject: [PATCH v2 4/8] ARM: dts: microchip: sama5d27_wlsom1: Add power-supply
property for sdmmc1 node
Date: Mon, 5 Feb 2024 10:00:22 +0200
Message-ID: <20240205080027.4565-5-mihai.sain@microchip.com>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20240205080027.4565-1-mihai.sain@microchip.com>
References: <20240205080027.4565-1-mihai.sain@microchip.com>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-getmail-retrieved-from-mailbox: INBOX
X-GMAIL-THRID: 1790045418505382143
X-GMAIL-MSGID: 1790045418505382143
|
| Series |
Add power-supply properties for sdmmc nodes on Microchip boards
|
|
Commit Message
Mihai Sain
Feb. 5, 2024, 8 a.m. UTC
The sdmmc1 controller is powered from 3.3V regulator.
Add vmmc-supply and vqmmc-supply properties to sdmmc1 node.
The sdmmc controller from SAMA5D2 MPU has support for IO voltage signaling/switching required by the UHS sd-card.
In order to avoid the issues from the tuning procedure required by the UHS cards,
keep the vqmmc at 3V3 to use the sd high-speed mode.
Signed-off-by: Mihai Sain <mihai.sain@microchip.com>
---
arch/arm/boot/dts/microchip/at91-sama5d27_wlsom1.dtsi | 2 ++
1 file changed, 2 insertions(+)
diff --git a/arch/arm/boot/dts/microchip/at91-sama5d27_wlsom1.dtsi b/arch/arm/boot/dts/microchip/at91-sama5d27_wlsom1.dtsi index 4617805c7748..96819ea24cbd 100644 --- a/arch/arm/boot/dts/microchip/at91-sama5d27_wlsom1.dtsi +++ b/arch/arm/boot/dts/microchip/at91-sama5d27_wlsom1.dtsi @@ -368,6 +368,8 @@ &sdmmc1 { no-1-8-v; non-removable; bus-width = <4>; + vmmc-supply = <&vdd_3v3>; + vqmmc-supply = <&vdd_3v3>; status = "okay"; wilc: wifi@0 {