[v2,1/8] ARM: dts: microchip: sam9x60_curiosity: Add power-supply properties for sdmmc nodes
Message ID | 20240205080027.4565-2-mihai.sain@microchip.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-52178-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:168b:b0:106:860b:bbdd with SMTP id ma11csp730622dyb; Mon, 5 Feb 2024 00:04:46 -0800 (PST) X-Google-Smtp-Source: AGHT+IHQL0Nn/QlUvWeDtlhlfUMxAXpttYeFXtmmaYCpt4lkfeuuREC6Kt2uA3Lil6A1oexFOifD X-Received: by 2002:a0c:e0c8:0:b0:68c:70a9:d1a1 with SMTP id x8-20020a0ce0c8000000b0068c70a9d1a1mr5031119qvk.10.1707120286324; Mon, 05 Feb 2024 00:04:46 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1707120286; cv=pass; d=google.com; s=arc-20160816; b=L8f9DSYjO+lwIe48ts7D2nLYICcQqtVcAAIWpe1XE+xsKevIk31qT+7lhH1CDiHWZM 1AexLspqZLGWkmKJya68u0p6DT6tDZFYGPfVM6p8hxFTuh7pDzea+B+LEmxDr7Wj5l8r ib4r57/nhUNJgCasZiGW3mU8J4/GBrIdPmzztBvOECaOojo3is9MSioIvUdMDZ4TfO+6 vA7R8qhTpVXJai6DheJ8C3nI+IiE1wzcPAbDAV2f/8OEWNPCV8SCgKR//ABjcW25G8Mb Nw0TXIE38Mr/ifnGNv3dd1sgXH6f3KqkFRFysDMPZKEYq66Nr5UNgJbcEts02xtyqu5Z CXQw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=XbS3AbaE2RCAF+ER/gB12N3Ul8UqgdgQlUaMtkEcX9U=; fh=JV93b/Zz9u6iEr3i9vwcKTJjFiqGyAKqi3/mSIinoFE=; b=BIIFWww9IR/aQpP79l+7iIU60D+TRG5y29CsH4vE7r5bzDI6AyCMWkO/6FAQu/bG43 b3KQOo2ckS+PvvpeVGHxqe7uD20m+Fk8CmsxO66xdjM9XTrR8T8VpSXtLaN+IlaSFMpy bwy2tOwyMiuKgjJ7yGaXqRbOheR6LLSV4djfA2we/U4JY6ivrxoK4O5O6lkvO90S3qDM UYb+DeIzE6yhhVgMoygNUEQSCLYiCe1L6F+42UEdgUOvl/15fm0HP9wjxJVh1XItv4v/ D6Le/avB2E1AUZzFIZS4cqiJ10yISNZZkSJDrZayja5nxMapPUF8tYV4geKeMRV8mXTz 5inw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=LVz6LSBS; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-52178-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-52178-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com X-Forwarded-Encrypted: i=1; AJvYcCVr9TJ0xt1u6KuZYEWq7WDJQ0qmdvAb1h0gLkm0EXqy7ZLNGi3ZZ/+QsUFpxETPfDUjw1PbKu2Jr3GygFc6MyrgMLhSCA== Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [147.75.199.223]) by mx.google.com with ESMTPS id fv2-20020a056214240200b0068ca121e30bsi2456067qvb.193.2024.02.05.00.04.46 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 05 Feb 2024 00:04:46 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-52178-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=LVz6LSBS; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-52178-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-52178-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 234E11C230D3 for <ouuuleilei@gmail.com>; Mon, 5 Feb 2024 08:04:46 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 46ED111CBF; Mon, 5 Feb 2024 08:04:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="LVz6LSBS" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AC6CE1118F; Mon, 5 Feb 2024 08:04:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.154.123 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707120255; cv=none; b=JRlnDvlMw+jao8cMQfsFu7mbsr+dnJrs1WoBO4jm3aloKqn+ag6cbSKrtTjgmRWcMP+mV4QPHFZTEmVwy6fjTb/Fj6+dN+q5qzLXSZpKEeOXDUyEgfPCoth1biPEL78Iv8ve7gvRdThCxE1pjAe0wKsfdUhGgw5ox8MUgbss4Vs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707120255; c=relaxed/simple; bh=0G42BUGboCGoo34pO1Db6WnsOP+8JX9KsFZBc11vQE4=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=p/g+84xT3aTPHL+PDMpT6M31VfUxQI7tfs6UVRp6wz2vaxpZ6Bv8vT8QkEBPK9sKfh5l8rGJIYQhfEuQEYVbNyaRRA2bdj2t9jSmCh5g/Fhx+vBEktdE/fOkPad3ylYUR5QIcdAN3ywWbV9sRMfPfWGMT1DjRGmKPz55oExE//Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=LVz6LSBS; arc=none smtp.client-ip=68.232.154.123 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1707120253; x=1738656253; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=0G42BUGboCGoo34pO1Db6WnsOP+8JX9KsFZBc11vQE4=; b=LVz6LSBSXR3sv9rWH65q2KMwPib75cF5Q5l5+soureR6UjwJkOQ+0aJH 8p4lhApkT0nB6dDI7Am5K65qROW2OzCKHAs8MFeiYTrwYu84zzuqRHLw9 Z2G1llWoDSa7zTQ5gSHz0m5/x/EvcchX4XO58Xx8Wh2jP1t9/oCtx1mvk wqqd5IG+mMimnAuWLjGnqbYERvwKw887FUm9psxN5Tu7PTVRmQ+XWQAsh 4LM5AF7MGDcJcSF2UO2jTsyJd9l9cbjSqM4sypnzO6pWu9lYk4KkJvUP9 LqkUJi2V2sCN63cPqKHrcPZPUj6X6v2ami5z6omPGZeAzos2ZJcBA6MxE A==; X-CSE-ConnectionGUID: /sWzmiszTQ2ztYFgEFabog== X-CSE-MsgGUID: XMXmmH8QTtuZ15kYF9VAMg== X-IronPort-AV: E=Sophos;i="6.05,242,1701154800"; d="scan'208";a="16278226" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa2.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 05 Feb 2024 01:00:58 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 5 Feb 2024 01:00:34 -0700 Received: from virtualbox.microchip.com (10.10.85.11) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Mon, 5 Feb 2024 01:00:32 -0700 From: Mihai Sain <mihai.sain@microchip.com> To: <claudiu.beznea@tuxon.dev>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>, <nicolas.ferre@microchip.com>, <alexandre.belloni@bootlin.com>, <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org> CC: Mihai Sain <mihai.sain@microchip.com> Subject: [PATCH v2 1/8] ARM: dts: microchip: sam9x60_curiosity: Add power-supply properties for sdmmc nodes Date: Mon, 5 Feb 2024 10:00:19 +0200 Message-ID: <20240205080027.4565-2-mihai.sain@microchip.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240205080027.4565-1-mihai.sain@microchip.com> References: <20240205080027.4565-1-mihai.sain@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1790045361739943786 X-GMAIL-MSGID: 1790045361739943786 |
Series |
Add power-supply properties for sdmmc nodes on Microchip boards
|
|
Commit Message
Mihai Sain
Feb. 5, 2024, 8 a.m. UTC
The sdmmc0 and sdmmc1 controllers are powered from 3.3V regulator.
Add vmmc-supply and vqmmc-supply properties to sdmmc nodes.
The sdmmc controller from SAM9X60 MPU doesn't support the IO voltage signaling/switching required by the UHS sd-card.
In order to use the sd high-speed mode, keep vqmmc at 3V3.
Signed-off-by: Mihai Sain <mihai.sain@microchip.com>
---
arch/arm/boot/dts/microchip/at91-sam9x60_curiosity.dts | 4 ++++
1 file changed, 4 insertions(+)
diff --git a/arch/arm/boot/dts/microchip/at91-sam9x60_curiosity.dts b/arch/arm/boot/dts/microchip/at91-sam9x60_curiosity.dts index c6fbdd29019f..457c54dde0b7 100644 --- a/arch/arm/boot/dts/microchip/at91-sam9x60_curiosity.dts +++ b/arch/arm/boot/dts/microchip/at91-sam9x60_curiosity.dts @@ -452,6 +452,8 @@ &sdmmc0 { pinctrl-0 = <&pinctrl_sdmmc0_default &pinctrl_sdmmc0_cd>; cd-gpios = <&pioA 25 GPIO_ACTIVE_LOW>; disable-wp; + vmmc-supply = <&vdd1_3v3>; + vqmmc-supply = <&vdd1_3v3>; status = "okay"; }; @@ -460,6 +462,8 @@ &sdmmc1 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_sdmmc1_default>; disable-wp; + vmmc-supply = <&vdd1_3v3>; + vqmmc-supply = <&vdd1_3v3>; status = "okay"; };