From patchwork Wed Jan 31 00:37:08 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Judith Mendez X-Patchwork-Id: 194405 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:2087:b0:106:209c:c626 with SMTP id gs7csp1589674dyb; Tue, 30 Jan 2024 16:40:40 -0800 (PST) X-Google-Smtp-Source: AGHT+IGyNuklJHzP19m1llTK4ezFsToCGbamExg8fQvOqm8uBtoirX0t8BC7E5XOOjAI1+c24AW2 X-Received: by 2002:a05:6a20:6d15:b0:19c:6746:7ddf with SMTP id fv21-20020a056a206d1500b0019c67467ddfmr119072pzb.29.1706661640671; Tue, 30 Jan 2024 16:40:40 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1706661640; cv=pass; d=google.com; s=arc-20160816; b=wSe9/6Kc6JobpCSejmYcAjrZ3dpu1r5L4YJYfDg2KJRTQeO1Ck4Fpy/CaNq4xoexi+ Fu5PqejwySqwvbPldag+ryoEO7ta3vYvSTzmcBWjd5hzmTYMzcDlXwacZDF7DKP3QP88 R7V2jmyabJZuk9Qk/G1IhmgRUGPRWKTM5f3MspD3O0FMQ6wYLs41Frw0DXvieGeZGngz uGiDXOMErIKtYeKxJdx60qJvxIbyAdhFXvJJEdt1jESX4ADW1UpDVGcJbM29LZ+kq5DG Ld4+BIrd8NTWl9Uh/AiCOdCWgySlpbbOnhniykrRyl6yeZR2ZgNhiLOfTdI46w8XhWkG xq+Q== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=zkwcrne0XbKEdytWqRh3uctBmYEsUgvOo74fiuH10tc=; fh=cA66lnODe21UhKE4cCbmMGDq+wgRhOOD7ppTetp/e2I=; b=lHaIwgQSy5U0HfMG9aJM8LrsxcdWgdlUR1YSconRJpJWCrMaYNpe1FCUZWZRbVugR4 q4LfKKQHV2LpK4aUzb4NaWIYULns5yG04MnMXO0gzBr5TG5Ycf38+3wotmyxGd0M2pER mumBiXwio6g+Fb07GDAYpt8hZUBUxXUiI4lpZu/mIR2Ni7ARD7OKmqr4MEJ9uthSG+Z+ cpfkVw0jGqZLv9GXhPR62xRBz+0rtT5S3xRddjc1JrtR+ex/W99SPRVmGnyya5qYCJhU hGj1j0GS+7f2upK2Zk7LNDVFg+T5ny6FXdVIeGk8q9U4HGvplK4fvXiwYc1TG4s2FNos QnGQ==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=U+93OxQn; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-45530-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-45530-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com X-Forwarded-Encrypted: i=1; AJvYcCWcmnYNGRvHDVoO5nWqD7pouIr1UKq95BU8AZVZ0eFCruPSFBCs+Ou8Qfjlhq0AxPUR69jGH+K2D/llN3K0Wkl3/rtnVQ== Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [2604:1380:40f1:3f00::1]) by mx.google.com with ESMTPS id cr14-20020a056a000f0e00b006de352cc2bbsi3602486pfb.111.2024.01.30.16.40.40 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 30 Jan 2024 16:40:40 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-45530-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=U+93OxQn; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-45530-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-45530-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 84E87B20E4C for ; Wed, 31 Jan 2024 00:40:05 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 30585199D6; Wed, 31 Jan 2024 00:37:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="U+93OxQn" Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 40C461FBA; Wed, 31 Jan 2024 00:37:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.142 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706661446; cv=none; b=XzunxncAkKJlnoXWamRIIh9NfEL2aHNuPKWR14xo5iMNRV2YSSiUoRyM1dvtcZnSkxk2P05qd7q+kAQlTFVzvelVlwvaAjIQnFI7lOchrTYBa3mrFYbk8ufn5uPm/OF6IYmgJfqN5uY2ge1YfJJq04XCN/D5krw6xrGxSCQI8ao= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706661446; c=relaxed/simple; bh=BaJ+2pN6/A+fuLA4/j8U/u2l/DCl6yBJ76g7kV3qe+I=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=C8kS1IsabY18p6kWJZN7qg3pwVc78VSyNoDwfX5AOr3ON/LgethONO8kVOkVw55UL2qpTMzJ7YXpECQgNEoIlzXca9JrRF90pv4LIJeNu0SkfAAVSQLhyFDzka7bLd+vVVdZFKoPZKT9p6YaIBu7xEr/S9/4B0ItIoBVZu5zSSU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=U+93OxQn; arc=none smtp.client-ip=198.47.19.142 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 40V0bFfu031424; Tue, 30 Jan 2024 18:37:15 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1706661435; bh=zkwcrne0XbKEdytWqRh3uctBmYEsUgvOo74fiuH10tc=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=U+93OxQnFYfXp6bS+nzW4mNXgE8deqHaDK3AtDZmleAXKR0qgXmx99GBMblzV/VgV Y2RQtKn117zzWYH6JO1KF5FPWRnGCzg57t3g6EKBJg1WnkajMjOgBjmMgVfwTTGsK9 j814DUUKyDSDdrEgkdNm9i2DitnFlC8/Sv+YwFtA= Received: from DLEE113.ent.ti.com (dlee113.ent.ti.com [157.170.170.24]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 40V0bF5u030616 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 30 Jan 2024 18:37:15 -0600 Received: from DLEE108.ent.ti.com (157.170.170.38) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 30 Jan 2024 18:37:15 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE108.ent.ti.com (157.170.170.38) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 30 Jan 2024 18:37:15 -0600 Received: from judy-hp.dhcp.ti.com (judy-hp.dhcp.ti.com [128.247.81.105]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 40V0bEwE026520; Tue, 30 Jan 2024 18:37:15 -0600 From: Judith Mendez To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: Adrian Hunter , , , Nishanth Menon , Vignesh Raghavendra , Andrew Davis , Udit Kumar , Roger Quadros , , Randolph Sapp Subject: [RFC PATCH 07/13] arm64: dts: ti: k3-am62a7-sk: Enable eMMC support Date: Tue, 30 Jan 2024 18:37:08 -0600 Message-ID: <20240131003714.2779593-8-jm@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240131003714.2779593-1-jm@ti.com> References: <20240131003714.2779593-1-jm@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1789564436354442019 X-GMAIL-MSGID: 1789564436354442019 From: Nitin Yadav Add support for 32GB eMMC card on AM62A7 SK. Includes adding mmc0 pins settings. Add mmc0 alias for sdhci0 in k3-am62a7-sk.dts. Signed-off-by: Judith Mendez Signed-off-by: Nitin Yadav --- arch/arm64/boot/dts/ti/k3-am62a7-sk.dts | 26 +++++++++++++++++++++++++ 1 file changed, 26 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts index 7b7142586295..2497acc0dd60 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts @@ -20,6 +20,7 @@ aliases { serial0 = &wkup_uart0; serial2 = &main_uart0; serial3 = &main_uart1; + mmc0 = &sdhci0; mmc1 = &sdhci1; }; @@ -218,6 +219,22 @@ AM62AX_IOPAD(0x0b4, PIN_INPUT_PULLUP, 1) /* (K24) GPMC0_CSn3.I2C2_SDA */ >; }; + main_mmc0_pins_default: main-mmc0-default-pins { + pinctrl-single,pins = < + AM62AX_IOPAD(0x220, PIN_INPUT, 0) /* (Y3) MMC0_CMD */ + AM62AX_IOPAD(0x218, PIN_INPUT, 0) /* (AB1) MMC0_CLKLB */ + AM62AX_IOPAD(0x21c, PIN_INPUT, 0) /* (AB1) MMC0_CLK */ + AM62AX_IOPAD(0x214, PIN_INPUT, 0) /* (AA2) MMC0_DAT0 */ + AM62AX_IOPAD(0x210, PIN_INPUT_PULLUP, 0) /* (AA1) MMC0_DAT1 */ + AM62AX_IOPAD(0x20c, PIN_INPUT_PULLUP, 0) /* (AA3) MMC0_DAT2 */ + AM62AX_IOPAD(0x208, PIN_INPUT_PULLUP, 0) /* (Y4) MMC0_DAT3 */ + AM62AX_IOPAD(0x204, PIN_INPUT_PULLUP, 0) /* (AB2) MMC0_DAT4 */ + AM62AX_IOPAD(0x200, PIN_INPUT_PULLUP, 0) /* (AC1) MMC0_DAT5 */ + AM62AX_IOPAD(0x1fc, PIN_INPUT_PULLUP, 0) /* (AD2) MMC0_DAT6 */ + AM62AX_IOPAD(0x1f8, PIN_INPUT_PULLUP, 0) /* (AC2) MMC0_DAT7 */ + >; + }; + main_mmc1_pins_default: main-mmc1-default-pins { pinctrl-single,pins = < AM62AX_IOPAD(0x23c, PIN_INPUT, 0) /* (A21) MMC1_CMD */ @@ -475,6 +492,15 @@ &main_i2c2 { clock-frequency = <400000>; }; +&sdhci0 { + /* eMMC */ + status = "okay"; + non-removable; + pinctrl-names = "default"; + pinctrl-0 = <&main_mmc0_pins_default>; + disable-wp; +}; + &sdhci1 { /* SD/MMC */ status = "okay";