From patchwork Fri Jan 26 07:30:42 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Horatiu Vultur X-Patchwork-Id: 192433 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:e09d:b0:103:945f:af90 with SMTP id gm29csp529935dyb; Fri, 26 Jan 2024 00:59:49 -0800 (PST) X-Google-Smtp-Source: AGHT+IGR0f/3V3ekdYyZ62whPUxvlbedDhjzOL04ZCP1FoR+jSr/5ELfOaOzNP1Lre0tScEj8iWj X-Received: by 2002:a05:6a20:5521:b0:199:a6cb:20ab with SMTP id ko33-20020a056a20552100b00199a6cb20abmr1134484pzb.123.1706259589611; Fri, 26 Jan 2024 00:59:49 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1706259589; cv=pass; d=google.com; s=arc-20160816; b=nIAq+io810MRarZj5kvpCEn39+Rc0owF9RL7B7OCTwd0slaGch6zmtm80EYQSMtaq1 O5K6UIimH1qQ1n9c7Q2epFfdPgE1Pa3klLJbqtQespe7Z594GpvrIfnI8QW3K7BwcWOq elDtZlgChPPLlloVhm8xCFnT4zPfzyxu55y+4UGuZ2bXEDgKCDWVoGYsxcC5vyrmr5rh YjD683h3fJfEbdBPvqvC0jZLr3TYyM/neLFw4wF8PIqTBVKenn1GDO07mGxd6CzhULcC ZEBKDF8x/AFphEKjO8hpesiqSRtkKCOwbN66siOd12lq9zYaNMbiE6nBXzgVxHYISA/x Cu1A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:cc:to :from:dkim-signature; bh=1w637ePWBDDZa+Jj8PSqUjhlRVGFZEH3UNMjYh2ikkY=; fh=IG5ON0ism6kunkuAE9GOiNUFT48aZg3516kZAwKnFNA=; b=P3REg+i0Zi03o1vlp4LdS2GA715sIX8Kr6rRUTv+BriFKA+GjtcJY/33dJM6cSpxU/ xGrPSq1Rs4W9A6CZBtSPFfkk45Qy0epdtqSwCGkZEUU0ThAXzfNems0FcJ5797YDBqsr DZ2o8nHawLIuuAUtuCYkNymHe0jj0+iBQKjhkOpHzNolbHONbTFN0bKNY2kVgMJn4j02 lkMO7lMXeA4YlAdDNPK5nR+uNHhca45l9YVFfnFA0vo5lqxZyE+IP/MuEZystKTBVA7u 6cl0xmUFt+M9GZ3Qx5eueG5mh44KHEQD0E5KV0kaTNeSn3bHlT1SgtsSaf8ONmQvCFYH Nr9A== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=XIoCNx+y; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-39702-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-39702-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id k15-20020aa788cf000000b006da4d96cb0asi815669pff.191.2024.01.26.00.59.49 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 26 Jan 2024 00:59:49 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-39702-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=XIoCNx+y; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-39702-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-39702-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 5FAD5283121 for ; Fri, 26 Jan 2024 08:59:49 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 1A4DA51C53; Fri, 26 Jan 2024 07:31:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="XIoCNx+y" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8B9E150A8D; Fri, 26 Jan 2024 07:30:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706254259; cv=none; b=EwcsJ8h3eMcY7wRws56QR9F2oCk77BbI4o4PtGjRHsjEvdqdIAYo1lakMq9cDCGd1/CFlq0oLNOv3pE1vPankKKOcJHDvVlb7hUTD12Mom3IkXUKCcurqZvErdJXLEaUkzep3N/hcBHoOkaYbrOdBn1H7tRhdtrtF4Csvmty8hk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706254259; c=relaxed/simple; bh=T6L7SWVY4qBbbIEtg0mEMeQ7qLVvRAyp9VHlIZ2Cjzo=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=JphvEhACGg2CIxIYo4GMEKFltysDmCTfXAazL69zoQdNaRx/N5pGO+7Ek8BK9LEqIX35QixhLhaRaEPBInk9je6YbD2mvutN0yFqLuIKhECsKKswxu1zcMWL4OsOwfBaGTA3JG7J7OAM8R/Ck73sg/almno4CrqAbvwzp5jRQxk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=XIoCNx+y; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1706254258; x=1737790258; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=T6L7SWVY4qBbbIEtg0mEMeQ7qLVvRAyp9VHlIZ2Cjzo=; b=XIoCNx+yUR09cLDpyZKz8tlzuU8y/lu96bwC8rQDuAU+9u2dcjz1Xg65 SdEhjQmWs7GrZAe7EMuUj/YcjQNf1BW0xefstHkMoIbq/mCsWkeW4Bm3N 6phIKcxMUXBZ8LjbGYlR8JdYEsDE7CBnKNA9njoo7wx/jmTCOQjHTlnQH +BerkDFXEymwrHWEFt4ee2PodKz+5umEh0joEvNKQPZ/T2ZsTxdYhBsjE E2BwKeWvIPG8aeO1CZKj0zqZimldLembuEqzr2+1ckLFUqPi1Mj9LX+qY zthByPpo1kIdxnkBfc+CDS/XcSQBIRob+v8TeK1qnZJClzNwTA0D2uuHn A==; X-CSE-ConnectionGUID: zvdhg0uCSMy8breF/KPcKw== X-CSE-MsgGUID: PWXQXDrIS5WuMCB4NGmdZw== X-IronPort-AV: E=Sophos;i="6.05,216,1701154800"; d="scan'208";a="246060281" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 26 Jan 2024 00:30:56 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Fri, 26 Jan 2024 00:30:49 -0700 Received: from DEN-DL-M31836.microsemi.net (10.10.85.11) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Fri, 26 Jan 2024 00:30:46 -0700 From: Horatiu Vultur To: , , , , , , , CC: , , , Horatiu Vultur , Maxime Chevallier , Divya Koppera Subject: [PATCH net-next] net: micrel: Fix set/get PHC time for lan8814 Date: Fri, 26 Jan 2024 08:30:42 +0100 Message-ID: <20240126073042.1845153-1-horatiu.vultur@microchip.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1789142855367547340 X-GMAIL-MSGID: 1789142855367547340 When setting or getting PHC time, the higher bits of the second time (>32 bits) they were ignored. Meaning that setting some time in the future like year 2150, it was failing to set this. The issue can be reproduced like this: # phc_ctl /dev/ptp1 set 10000000000 phc_ctl[12.290]: set clock time to 10000000000.000000000 or Sat Nov 20 17:46:40 2286 # phc_ctl /dev/ptp1 get phc_ctl[15.309]: clock time is 1410065411.018055420 or Sun Sep 7 04:50:11 2014 Signed-off-by: Horatiu Vultur Reviewed-by: Maxime Chevallier Reviewed-by: Divya Koppera Reviewed-by: Andrew Lunn --- Based on discussion here [1], this patch from the series was changed to target net-next instead of net. [1] https://lore.kernel.org/netdev/20240119082103.edy647tbf2akokjy@DEN-DL-M31836.microchip.com/T/#m88b55103ee8c05599f2fa02c1588e195d95d6a49 --- drivers/net/phy/micrel.c | 61 +++++++++++++++++++--------------------- 1 file changed, 29 insertions(+), 32 deletions(-) diff --git a/drivers/net/phy/micrel.c b/drivers/net/phy/micrel.c index dad720138baaf..40bea9293ddd7 100644 --- a/drivers/net/phy/micrel.c +++ b/drivers/net/phy/micrel.c @@ -154,11 +154,13 @@ #define PTP_CMD_CTL_PTP_LTC_STEP_SEC_ BIT(5) #define PTP_CMD_CTL_PTP_LTC_STEP_NSEC_ BIT(6) +#define PTP_CLOCK_SET_SEC_HI 0x0205 #define PTP_CLOCK_SET_SEC_MID 0x0206 #define PTP_CLOCK_SET_SEC_LO 0x0207 #define PTP_CLOCK_SET_NS_HI 0x0208 #define PTP_CLOCK_SET_NS_LO 0x0209 +#define PTP_CLOCK_READ_SEC_HI 0x0229 #define PTP_CLOCK_READ_SEC_MID 0x022A #define PTP_CLOCK_READ_SEC_LO 0x022B #define PTP_CLOCK_READ_NS_HI 0x022C @@ -2592,35 +2594,31 @@ static bool lan8814_rxtstamp(struct mii_timestamper *mii_ts, struct sk_buff *skb } static void lan8814_ptp_clock_set(struct phy_device *phydev, - u32 seconds, u32 nano_seconds) + time64_t sec, u32 nsec) { - u32 sec_low, sec_high, nsec_low, nsec_high; - - sec_low = seconds & 0xffff; - sec_high = (seconds >> 16) & 0xffff; - nsec_low = nano_seconds & 0xffff; - nsec_high = (nano_seconds >> 16) & 0x3fff; - - lanphy_write_page_reg(phydev, 4, PTP_CLOCK_SET_SEC_LO, sec_low); - lanphy_write_page_reg(phydev, 4, PTP_CLOCK_SET_SEC_MID, sec_high); - lanphy_write_page_reg(phydev, 4, PTP_CLOCK_SET_NS_LO, nsec_low); - lanphy_write_page_reg(phydev, 4, PTP_CLOCK_SET_NS_HI, nsec_high); + lanphy_write_page_reg(phydev, 4, PTP_CLOCK_SET_SEC_LO, lower_16_bits(sec)); + lanphy_write_page_reg(phydev, 4, PTP_CLOCK_SET_SEC_MID, upper_16_bits(sec)); + lanphy_write_page_reg(phydev, 4, PTP_CLOCK_SET_SEC_HI, upper_32_bits(sec)); + lanphy_write_page_reg(phydev, 4, PTP_CLOCK_SET_NS_LO, lower_16_bits(nsec)); + lanphy_write_page_reg(phydev, 4, PTP_CLOCK_SET_NS_HI, upper_16_bits(nsec)); lanphy_write_page_reg(phydev, 4, PTP_CMD_CTL, PTP_CMD_CTL_PTP_CLOCK_LOAD_); } static void lan8814_ptp_clock_get(struct phy_device *phydev, - u32 *seconds, u32 *nano_seconds) + time64_t *sec, u32 *nsec) { lanphy_write_page_reg(phydev, 4, PTP_CMD_CTL, PTP_CMD_CTL_PTP_CLOCK_READ_); - *seconds = lanphy_read_page_reg(phydev, 4, PTP_CLOCK_READ_SEC_MID); - *seconds = (*seconds << 16) | - lanphy_read_page_reg(phydev, 4, PTP_CLOCK_READ_SEC_LO); + *sec = lanphy_read_page_reg(phydev, 4, PTP_CLOCK_READ_SEC_HI); + *sec <<= 16; + *sec |= lanphy_read_page_reg(phydev, 4, PTP_CLOCK_READ_SEC_MID); + *sec <<= 16; + *sec |= lanphy_read_page_reg(phydev, 4, PTP_CLOCK_READ_SEC_LO); - *nano_seconds = lanphy_read_page_reg(phydev, 4, PTP_CLOCK_READ_NS_HI); - *nano_seconds = ((*nano_seconds & 0x3fff) << 16) | - lanphy_read_page_reg(phydev, 4, PTP_CLOCK_READ_NS_LO); + *nsec = lanphy_read_page_reg(phydev, 4, PTP_CLOCK_READ_NS_HI); + *nsec <<= 16; + *nsec |= lanphy_read_page_reg(phydev, 4, PTP_CLOCK_READ_NS_LO); } static int lan8814_ptpci_gettime64(struct ptp_clock_info *ptpci, @@ -2630,7 +2628,7 @@ static int lan8814_ptpci_gettime64(struct ptp_clock_info *ptpci, ptp_clock_info); struct phy_device *phydev = shared->phydev; u32 nano_seconds; - u32 seconds; + time64_t seconds; mutex_lock(&shared->shared_lock); lan8814_ptp_clock_get(phydev, &seconds, &nano_seconds); @@ -2660,38 +2658,37 @@ static void lan8814_ptp_clock_step(struct phy_device *phydev, { u32 nano_seconds_step; u64 abs_time_step_ns; - u32 unsigned_seconds; + time64_t set_seconds; u32 nano_seconds; u32 remainder; s32 seconds; if (time_step_ns > 15000000000LL) { /* convert to clock set */ - lan8814_ptp_clock_get(phydev, &unsigned_seconds, &nano_seconds); - unsigned_seconds += div_u64_rem(time_step_ns, 1000000000LL, - &remainder); + lan8814_ptp_clock_get(phydev, &set_seconds, &nano_seconds); + set_seconds += div_u64_rem(time_step_ns, 1000000000LL, + &remainder); nano_seconds += remainder; if (nano_seconds >= 1000000000) { - unsigned_seconds++; + set_seconds++; nano_seconds -= 1000000000; } - lan8814_ptp_clock_set(phydev, unsigned_seconds, nano_seconds); + lan8814_ptp_clock_set(phydev, set_seconds, nano_seconds); return; } else if (time_step_ns < -15000000000LL) { /* convert to clock set */ time_step_ns = -time_step_ns; - lan8814_ptp_clock_get(phydev, &unsigned_seconds, &nano_seconds); - unsigned_seconds -= div_u64_rem(time_step_ns, 1000000000LL, - &remainder); + lan8814_ptp_clock_get(phydev, &set_seconds, &nano_seconds); + set_seconds -= div_u64_rem(time_step_ns, 1000000000LL, + &remainder); nano_seconds_step = remainder; if (nano_seconds < nano_seconds_step) { - unsigned_seconds--; + set_seconds--; nano_seconds += 1000000000; } nano_seconds -= nano_seconds_step; - lan8814_ptp_clock_set(phydev, unsigned_seconds, - nano_seconds); + lan8814_ptp_clock_set(phydev, set_seconds, nano_seconds); return; }